Configurable cache for a microprocessor
A cache module for a central processing unit has a cache control unit with an interface for a memory, a cache memory coupled with the control unit, wherein the cache memory has a plurality of cache lines and the cache memory is programmable to assign a first set of cache lines to cache instructions...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Zusammenfassung: | A cache module for a central processing unit has a cache control unit with an interface for a memory, a cache memory coupled with the control unit, wherein the cache memory has a plurality of cache lines and the cache memory is programmable to assign a first set of cache lines to cache instructions and a second set of cache lines to cache data, and wherein the cache control unit has a programmable function which forces a data cache into the second set of cache lines while instructions are executed from the first set of cache lines. |
|---|