METHOD FOR FORMING A SEMICONDUCTOR DEVICE AND STRUCTURE THEREOF
Dummy features (64, 65, 48a, 48b) are formed within an interlevel dielectric layer (36). Passivation layers (32 and 54) are formed by electroless deposition to protect the underlying conductive regions (44, 48a, 48b and 30) from being penetrated from the air gaps (74). In addition, the passivation l...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | LII, YEONG-JYH, T SMITH, BRADLEY, P YU, KATHLEEN, C SOLOMENTSEV, YURI, E SPARKS, TERRY, G STROZEWSKI, KIRK, J GOLDBERG, CINDY, K FILIPIAK, STANLEY, M FLAKE, JOHN, C |
| description | Dummy features (64, 65, 48a, 48b) are formed within an interlevel dielectric layer (36). Passivation layers (32 and 54) are formed by electroless deposition to protect the underlying conductive regions (44, 48a, 48b and 30) from being penetrated from the air gaps (74). In addition, the passivation layers (32 and 54) overhang the underlying conductive regions (44, 48a, 48b and 30), thereby defining dummy features (65a, 65b and 67) adjacent the conductive regions (48a, 44 and 48b). The passivation layers (32 and 54) can be formed without additional patterning steps and help minimize misaligned vias from puncturing air gaps. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP1579497A2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP1579497A2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP1579497A23</originalsourceid><addsrcrecordid>eNrjZLD3dQ3x8HdRcPMPAmFfTz93BUeFYFdfT2d_P5dQ5xCguItrmKezq4Kjn4tCcEgQUCw0yFUhxMM1yNXfjYeBNS0xpziVF0pzMyi4uYY4e-imFuTHpxYXJCan5qWWxLsGGJqaW5pYmjsaGROhBAAv9Sof</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD FOR FORMING A SEMICONDUCTOR DEVICE AND STRUCTURE THEREOF</title><source>esp@cenet</source><creator>LII, YEONG-JYH, T ; SMITH, BRADLEY, P ; YU, KATHLEEN, C ; SOLOMENTSEV, YURI, E ; SPARKS, TERRY, G ; STROZEWSKI, KIRK, J ; GOLDBERG, CINDY, K ; FILIPIAK, STANLEY, M ; FLAKE, JOHN, C</creator><creatorcontrib>LII, YEONG-JYH, T ; SMITH, BRADLEY, P ; YU, KATHLEEN, C ; SOLOMENTSEV, YURI, E ; SPARKS, TERRY, G ; STROZEWSKI, KIRK, J ; GOLDBERG, CINDY, K ; FILIPIAK, STANLEY, M ; FLAKE, JOHN, C</creatorcontrib><description>Dummy features (64, 65, 48a, 48b) are formed within an interlevel dielectric layer (36). Passivation layers (32 and 54) are formed by electroless deposition to protect the underlying conductive regions (44, 48a, 48b and 30) from being penetrated from the air gaps (74). In addition, the passivation layers (32 and 54) overhang the underlying conductive regions (44, 48a, 48b and 30), thereby defining dummy features (65a, 65b and 67) adjacent the conductive regions (48a, 44 and 48b). The passivation layers (32 and 54) can be formed without additional patterning steps and help minimize misaligned vias from puncturing air gaps.</description><edition>7</edition><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20050928&DB=EPODOC&CC=EP&NR=1579497A2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20050928&DB=EPODOC&CC=EP&NR=1579497A2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LII, YEONG-JYH, T</creatorcontrib><creatorcontrib>SMITH, BRADLEY, P</creatorcontrib><creatorcontrib>YU, KATHLEEN, C</creatorcontrib><creatorcontrib>SOLOMENTSEV, YURI, E</creatorcontrib><creatorcontrib>SPARKS, TERRY, G</creatorcontrib><creatorcontrib>STROZEWSKI, KIRK, J</creatorcontrib><creatorcontrib>GOLDBERG, CINDY, K</creatorcontrib><creatorcontrib>FILIPIAK, STANLEY, M</creatorcontrib><creatorcontrib>FLAKE, JOHN, C</creatorcontrib><title>METHOD FOR FORMING A SEMICONDUCTOR DEVICE AND STRUCTURE THEREOF</title><description>Dummy features (64, 65, 48a, 48b) are formed within an interlevel dielectric layer (36). Passivation layers (32 and 54) are formed by electroless deposition to protect the underlying conductive regions (44, 48a, 48b and 30) from being penetrated from the air gaps (74). In addition, the passivation layers (32 and 54) overhang the underlying conductive regions (44, 48a, 48b and 30), thereby defining dummy features (65a, 65b and 67) adjacent the conductive regions (48a, 44 and 48b). The passivation layers (32 and 54) can be formed without additional patterning steps and help minimize misaligned vias from puncturing air gaps.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD3dQ3x8HdRcPMPAmFfTz93BUeFYFdfT2d_P5dQ5xCguItrmKezq4Kjn4tCcEgQUCw0yFUhxMM1yNXfjYeBNS0xpziVF0pzMyi4uYY4e-imFuTHpxYXJCan5qWWxLsGGJqaW5pYmjsaGROhBAAv9Sof</recordid><startdate>20050928</startdate><enddate>20050928</enddate><creator>LII, YEONG-JYH, T</creator><creator>SMITH, BRADLEY, P</creator><creator>YU, KATHLEEN, C</creator><creator>SOLOMENTSEV, YURI, E</creator><creator>SPARKS, TERRY, G</creator><creator>STROZEWSKI, KIRK, J</creator><creator>GOLDBERG, CINDY, K</creator><creator>FILIPIAK, STANLEY, M</creator><creator>FLAKE, JOHN, C</creator><scope>EVB</scope></search><sort><creationdate>20050928</creationdate><title>METHOD FOR FORMING A SEMICONDUCTOR DEVICE AND STRUCTURE THEREOF</title><author>LII, YEONG-JYH, T ; SMITH, BRADLEY, P ; YU, KATHLEEN, C ; SOLOMENTSEV, YURI, E ; SPARKS, TERRY, G ; STROZEWSKI, KIRK, J ; GOLDBERG, CINDY, K ; FILIPIAK, STANLEY, M ; FLAKE, JOHN, C</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP1579497A23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2005</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LII, YEONG-JYH, T</creatorcontrib><creatorcontrib>SMITH, BRADLEY, P</creatorcontrib><creatorcontrib>YU, KATHLEEN, C</creatorcontrib><creatorcontrib>SOLOMENTSEV, YURI, E</creatorcontrib><creatorcontrib>SPARKS, TERRY, G</creatorcontrib><creatorcontrib>STROZEWSKI, KIRK, J</creatorcontrib><creatorcontrib>GOLDBERG, CINDY, K</creatorcontrib><creatorcontrib>FILIPIAK, STANLEY, M</creatorcontrib><creatorcontrib>FLAKE, JOHN, C</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LII, YEONG-JYH, T</au><au>SMITH, BRADLEY, P</au><au>YU, KATHLEEN, C</au><au>SOLOMENTSEV, YURI, E</au><au>SPARKS, TERRY, G</au><au>STROZEWSKI, KIRK, J</au><au>GOLDBERG, CINDY, K</au><au>FILIPIAK, STANLEY, M</au><au>FLAKE, JOHN, C</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD FOR FORMING A SEMICONDUCTOR DEVICE AND STRUCTURE THEREOF</title><date>2005-09-28</date><risdate>2005</risdate><abstract>Dummy features (64, 65, 48a, 48b) are formed within an interlevel dielectric layer (36). Passivation layers (32 and 54) are formed by electroless deposition to protect the underlying conductive regions (44, 48a, 48b and 30) from being penetrated from the air gaps (74). In addition, the passivation layers (32 and 54) overhang the underlying conductive regions (44, 48a, 48b and 30), thereby defining dummy features (65a, 65b and 67) adjacent the conductive regions (48a, 44 and 48b). The passivation layers (32 and 54) can be formed without additional patterning steps and help minimize misaligned vias from puncturing air gaps.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP1579497A2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | METHOD FOR FORMING A SEMICONDUCTOR DEVICE AND STRUCTURE THEREOF |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T12%3A25%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LII,%20YEONG-JYH,%20T&rft.date=2005-09-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP1579497A2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |