Method for hardware-software multitasking on a reconfigurable computing platform

A platform supporting reconfigurable computing, enabling the introduction of reconfigurable hardware into portable devices is described. Dynamic hardware/software multitasking methods for a reconfigurable computing platform including reconfigurable hardware devices such as gate arrays, especially FP...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: VERKEST, DIEDERIK, COENE, PAUL, BARTIC, ANDREI, MARESCAUX, THEODORE, NOLLET, VINCENT, VERNALDE, SERGE, MIGNOLET, JEAN-YVES
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A platform supporting reconfigurable computing, enabling the introduction of reconfigurable hardware into portable devices is described. Dynamic hardware/software multitasking methods for a reconfigurable computing platform including reconfigurable hardware devices such as gate arrays, especially FPGA's, and software means, like dedicated hardware/software operating systems and middleware, adapted for supporting said methods, especially multitasking are described. A computing platform, which is a heterogeneous multi-processor platform, containing one or more instruction set processors (ISP) and a reconfigurable matrix (for 5 instance a gate array, especially an FPGA), adapted for (dynamic) hardware/software multitasking is decribed. An operating systems (OS) is provided, capable of dealing with the platform, by providing a clear interface to the facilities of said platform and supporting concurrent task execution. The operating system is preferably an application independent system, allowing applications with a plurality of tasks, to communicate to said heterogeneous platform. Application tasks mapped on the reconfigurable matrix are denoted as hardware (HW) tasks (or components) while other tasks are denoted softwae (SW) tasks or components, e.g. for running on an Instruction Set Processor (ISP). Facilities for invoking hard real time constraints on a SW task are included in the operating system. Means for storing state information of a task preempted on a reconfigurable device are provided. The storage and transfer/restoration of state information can be managed by a HW/SW OS scheduler.