COMPILER-ORIENTED APPARATUS FOR PARALLEL COMPILATION, SIMULATION AND EXECUTION OF COMPUTER PROGRAMS AND HARDWARE MODELS

An apparatus is disclosed for integrating a general purpose processor with one or more electronically reconfigurable logic arrays so that a subset of the general purpose processor instruction set encodings (opcodes) may control functionality implemented by a reconfigurable logic block analogous to o...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WILLIS, JOHN, C, NEWSHUTZ, ROBERT, N
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:An apparatus is disclosed for integrating a general purpose processor with one or more electronically reconfigurable logic arrays so that a subset of the general purpose processor instruction set encodings (opcodes) may control functionality implemented by a reconfigurable logic block analogous to operations implemented by fixed functionality execution units conventionally incorporated within a processor.