An integrated circuit device having a planar interlevel dielectric layer
An integrated circuit includes a conductive layer adjacent a semiconductor substrate (30). The conductive layer includes conductive lines (32) having gaps (40) therebetween. A fluoro-silicate glass (FSG) layer (36) that is over the patterned conductive layer fills the gaps between conductive lines (...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!