LIQUID CRYSTAL DISPLAY SUBSTRATE WITH DIRECTLY MOUNTED INTEGRATED CIRCUIT FOR DRIVING

LIQUID CRYSTAL DISPLAY SUBSTRATE WITH DIRECTLY MOUNTED INTEGRATED CIRCUIT FOR DRIVING

A liquid crystal driving integrated circuit (101) mounted directly on a liquid crystal substrate, wherein the integrated circuit (101) comprises a plurality of power supply terminal arrays, each of which include a high voltage power input terminal (102), (112), a low voltage power input terminal (10...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: YANO, TAKAKAZU
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH ISMODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THEDEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY,COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g.SWITCHING, GATING, MODULATING OR DEMODULATING
FREQUENCY-CHANGING
NON-LINEAR OPTICS
OPTICAL ANALOGUE/DIGITAL CONVERTERS
OPTICAL LOGIC ELEMENTS
OPTICS
PHYSICS
TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A liquid crystal driving integrated circuit (101) mounted directly on a liquid crystal substrate, wherein the integrated circuit (101) comprises a plurality of power supply terminal arrays, each of which include a high voltage power input terminal (102), (112), a low voltage power input terminal (103), (113), and an intermediate voltage power input terminal (130), (131) and a plurality of signal input terminal arrays (104) - (108), (114) - (118). A substantially rectangular integrated circuit chip (101) containing the integrated circuit is divided into two halves along a line (123) intersecting, at right angles, the longer sides of the chip. A first power supply terminal array (102), (103), (130) and a first signal input terminal array (104) - (108) are provided on one half of the divided chip, and a second power supply terminal array (112), (113), (130) and a second signal input terminal array (114) - (118) are provided on the other half thereof. The first and second power supply terminal arrays, and the first and second signal input arrays are connected with each other through the internal wiring of the integrated circuit.