Method for creating via hole in chip

A method for creating via holes in a chip or a plurality of chips of a wafer is disclosed. The method is performed by using a pre-patterned transparent mask on the back of the chip, and bombarding the chip(s) through the positioning holes of the transparent mask corresponding to the pre-formed patte...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YANG, ARNOLD CHANG-MOU, CHENG, SHIANG CHING, MOU, TSEI, CHOU, CHIN-YI
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A method for creating via holes in a chip or a plurality of chips of a wafer is disclosed. The method is performed by using a pre-patterned transparent mask on the back of the chip, and bombarding the chip(s) through the positioning holes of the transparent mask corresponding to the pre-formed pattern with accelerated particles. According to this method, via holes can be created from the back of the chip(s) without interfering with the existent IC structure of the chip(s). The present method is highly efficient because a number of via holes can be formed simultaneously by using a large pre-patterned mask to cover the entire wafer. In addition, the present method is cost-effective because no precision apparatus is required.