Two-pin distributed ethernet bus architecture

A two-pin bus architecture with a distributed arbitration scheme allowing a number of half-repeaters (12) or other network components to share the same bus (14). The two-pin bus architecture comprises an intermodule bus having only two conductors, and at least two network components, each having a two-pin bus interface unit (20) connecting the network components to the bus. The two-pin interface units together provide a distributed arbitration scheme, for controlling access to the bus when more than one network component is seeking access at approximately the same time. The architecture provides for the transfer of network data from one component or module to another, and for the transfer of state information from one network component to another to facilitate cooperation of multiple network components connected to the bus.