Method for sampling a digital signal
The method involves locking the phase of a digital signal to a clock signal. The digital signal is sampled at the same time as signal locking is performed. Test times are determined by adding a delay to the signal. The signal transitions are detected and a correspondence with the test time is analys...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!