PROCESSOR SYSTEM AND DEBUG MODE ACCOMPLISHMENT METHOD

A processor system switched between a normal operation mode without normal floating-point exception and a debug mode with normal floating-point exception. This processor system includes means for dispatching integer and floating-point commands, an integer unit equipped with a multi-stage integer pip...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BRATT, JOSEPH, P, NOFAL, MONICA, R, JOSHI, CHANDRA, S, SCANLON, JOSEPH, T, RODMAN, PAUL, TANG, MAN, KIT, HUFFMAN, WILLIAM, A, BRENNAN, JOHN, HSU, PETER, YAN-TEK
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A processor system switched between a normal operation mode without normal floating-point exception and a debug mode with normal floating-point exception. This processor system includes means for dispatching integer and floating-point commands, an integer unit equipped with a multi-stage integer pipeline for executing the integer command, a floating-point unit equipped with a multi-stage floating-point pipeline for executing the floating-point command, and means for switching the system between the normal operation mode and the debug operation mode. When the system is in the debug mode, the command is prevented from being processed until the system judges whether or not the floating-point command induces the exception after the floating-point command is dispatched, and the system is allowed to transmit the normal exception when it is out of the ordinary mode.