A computer apparatus having a means to force sequential instruction execution

A computer apparatus having a means to force sequential instruction execution

SA computer apparatus which detects a store or load operation into or from a shared memory page (809) by a program that does not provide for synchronization when executed by a CPU that completes instructions out of program order. After the store or load is detected, the CPU explicitly orders operati...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KURTZE, JEFF, FLAHIVE, BARRY J, BURGER, STEPHEN G, BRYG, WILLIAM R, STUMPF, BERNARD L, MORRIS, DALE C, LEE, RUBY
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KURTZE, JEFF
FLAHIVE, BARRY J
BURGER, STEPHEN G
BRYG, WILLIAM R
STUMPF, BERNARD L
MORRIS, DALE C
LEE, RUBY
description SA computer apparatus which detects a store or load operation into or from a shared memory page (809) by a program that does not provide for synchronization when executed by a CPU that completes instructions out of program order. After the store or load is detected, the CPU explicitly orders operations into the shared memory page. Store operations are ordered such that no new store (815) into the shared memory page (809) is performed until all prior store operations (813) into the shared memory page (809) are complete. Also, load operations are ordered such that load operations from the shared memory page (809) are performed in program order. This ordering is achieved by maintaining a process bit (811) and a memory attribute bit (819) associated with a shared memory page (809). When both bits (811, 819) are true, all load or store operations referencing the shared memory page (809) are ordered.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP0679990B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP0679990B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP0679990B13</originalsourceid><addsrcrecordid>eNqNyjEKAjEQRuE0FqLeYS4grAhKSldWbAQL-2UI_2pgdxIzE_H4IngAq_cVb-4uBwppytVQiHPmwlaVHvyKciemCSxKlmhIJYAUzwqxyCNFUSs1WExCeCPUr5ZuNvCoWP26cHTqbsfzGjn10MwBAuu7a7Pbe--bdrP9Y_kAmes2ZA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>A computer apparatus having a means to force sequential instruction execution</title><source>esp@cenet</source><creator>KURTZE, JEFF ; FLAHIVE, BARRY J ; BURGER, STEPHEN G ; BRYG, WILLIAM R ; STUMPF, BERNARD L ; MORRIS, DALE C ; LEE, RUBY</creator><creatorcontrib>KURTZE, JEFF ; FLAHIVE, BARRY J ; BURGER, STEPHEN G ; BRYG, WILLIAM R ; STUMPF, BERNARD L ; MORRIS, DALE C ; LEE, RUBY</creatorcontrib><description>SA computer apparatus which detects a store or load operation into or from a shared memory page (809) by a program that does not provide for synchronization when executed by a CPU that completes instructions out of program order. After the store or load is detected, the CPU explicitly orders operations into the shared memory page. Store operations are ordered such that no new store (815) into the shared memory page (809) is performed until all prior store operations (813) into the shared memory page (809) are complete. Also, load operations are ordered such that load operations from the shared memory page (809) are performed in program order. This ordering is achieved by maintaining a process bit (811) and a memory attribute bit (819) associated with a shared memory page (809). When both bits (811, 819) are true, all load or store operations referencing the shared memory page (809) are ordered.</description><edition>7</edition><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2000</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000301&amp;DB=EPODOC&amp;CC=EP&amp;NR=0679990B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000301&amp;DB=EPODOC&amp;CC=EP&amp;NR=0679990B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KURTZE, JEFF</creatorcontrib><creatorcontrib>FLAHIVE, BARRY J</creatorcontrib><creatorcontrib>BURGER, STEPHEN G</creatorcontrib><creatorcontrib>BRYG, WILLIAM R</creatorcontrib><creatorcontrib>STUMPF, BERNARD L</creatorcontrib><creatorcontrib>MORRIS, DALE C</creatorcontrib><creatorcontrib>LEE, RUBY</creatorcontrib><title>A computer apparatus having a means to force sequential instruction execution</title><description>SA computer apparatus which detects a store or load operation into or from a shared memory page (809) by a program that does not provide for synchronization when executed by a CPU that completes instructions out of program order. After the store or load is detected, the CPU explicitly orders operations into the shared memory page. Store operations are ordered such that no new store (815) into the shared memory page (809) is performed until all prior store operations (813) into the shared memory page (809) are complete. Also, load operations are ordered such that load operations from the shared memory page (809) are performed in program order. This ordering is achieved by maintaining a process bit (811) and a memory attribute bit (819) associated with a shared memory page (809). When both bits (811, 819) are true, all load or store operations referencing the shared memory page (809) are ordered.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2000</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyjEKAjEQRuE0FqLeYS4grAhKSldWbAQL-2UI_2pgdxIzE_H4IngAq_cVb-4uBwppytVQiHPmwlaVHvyKciemCSxKlmhIJYAUzwqxyCNFUSs1WExCeCPUr5ZuNvCoWP26cHTqbsfzGjn10MwBAuu7a7Pbe--bdrP9Y_kAmes2ZA</recordid><startdate>20000301</startdate><enddate>20000301</enddate><creator>KURTZE, JEFF</creator><creator>FLAHIVE, BARRY J</creator><creator>BURGER, STEPHEN G</creator><creator>BRYG, WILLIAM R</creator><creator>STUMPF, BERNARD L</creator><creator>MORRIS, DALE C</creator><creator>LEE, RUBY</creator><scope>EVB</scope></search><sort><creationdate>20000301</creationdate><title>A computer apparatus having a means to force sequential instruction execution</title><author>KURTZE, JEFF ; FLAHIVE, BARRY J ; BURGER, STEPHEN G ; BRYG, WILLIAM R ; STUMPF, BERNARD L ; MORRIS, DALE C ; LEE, RUBY</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP0679990B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2000</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>KURTZE, JEFF</creatorcontrib><creatorcontrib>FLAHIVE, BARRY J</creatorcontrib><creatorcontrib>BURGER, STEPHEN G</creatorcontrib><creatorcontrib>BRYG, WILLIAM R</creatorcontrib><creatorcontrib>STUMPF, BERNARD L</creatorcontrib><creatorcontrib>MORRIS, DALE C</creatorcontrib><creatorcontrib>LEE, RUBY</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KURTZE, JEFF</au><au>FLAHIVE, BARRY J</au><au>BURGER, STEPHEN G</au><au>BRYG, WILLIAM R</au><au>STUMPF, BERNARD L</au><au>MORRIS, DALE C</au><au>LEE, RUBY</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>A computer apparatus having a means to force sequential instruction execution</title><date>2000-03-01</date><risdate>2000</risdate><abstract>SA computer apparatus which detects a store or load operation into or from a shared memory page (809) by a program that does not provide for synchronization when executed by a CPU that completes instructions out of program order. After the store or load is detected, the CPU explicitly orders operations into the shared memory page. Store operations are ordered such that no new store (815) into the shared memory page (809) is performed until all prior store operations (813) into the shared memory page (809) are complete. Also, load operations are ordered such that load operations from the shared memory page (809) are performed in program order. This ordering is achieved by maintaining a process bit (811) and a memory attribute bit (819) associated with a shared memory page (809). When both bits (811, 819) are true, all load or store operations referencing the shared memory page (809) are ordered.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP0679990B1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title A computer apparatus having a means to force sequential instruction execution
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T23%3A04%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KURTZE,%20JEFF&rft.date=2000-03-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP0679990B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true