Error recovery mechanism for software visible registers in computer systems

A CPU is so structured as to include a CSVR which stores, the same contents as a software visible register (SVR) of one cycle earlier. Upon occurrence of an error in a calculation unit, an error flag is activated. At the same time, data at the time of error occurrence are written into the SVR. The a...

Ausführliche Beschreibung

Bibliographische Detailangaben

1. Verfasser:	DATE, YUUKI
Format:	Patent
Sprache:	eng ; fre ; ger
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!