EP0536414
An apparatus for processing images, in which addresses sent from a CPU (50) are decoded by a circuit (103) for decoding addresses, and the entry region storing the image memories corresponding to the sent addresses is sensed from among plural entry regions divided in two-dimensional directions of a...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | An apparatus for processing images, in which addresses sent from a CPU (50) are decoded by a circuit (103) for decoding addresses, and the entry region storing the image memories corresponding to the sent addresses is sensed from among plural entry regions divided in two-dimensional directions of a cache memory (102). Thereby, the accesses for necessary image data can be performed efficiently. |
---|