Built-in self-test circuit

Testing of data path circuitry (12) within an integrated circuit chip is accomplished by a test circuit comprising of a Signature Analysis Register (SAR)(30). The SAR (30) generates test signals for input to data path circuitry (12) and compacts response signals produced by the data path circuitry following receipt of the test signals. A blocking circuit (28) blocks an initial one of the response signals from being received by the SAR (30) until the test signals from the SAR have propagated through the data path circuitry (12). Bypass multiplexers (34) muliplex the test signals generated by the SAR (30) with input data normally supplied to the data path circuitry (12) to allow the test circuit to be bypassed during intervals other than testing. Loopback multiplexers (26) are also provided to multiplex the output data of the data path circuitry (12) on lines (24) with the input data on lines (16) received by the data path circuitry (12) to allow for testing of a chain of integrated circuits on a circuit board.