Ratioed capacitances in integrated circuits

In an integrated circuit in which the capacitances of a pair of capacitors are arranged to be in a ratio k by choosing the areas of corresponding plates of the two capacitors to be in this ratio, and the plates are shaped so that the total lengths of their boundaries are also in this ratio so as to...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: MOULDING, KENNETH WILLIAM
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:In an integrated circuit in which the capacitances of a pair of capacitors are arranged to be in a ratio k by choosing the areas of corresponding plates of the two capacitors to be in this ratio, and the plates are shaped so that the total lengths of their boundaries are also in this ratio so as to reduce the sensitivity of k to manufacturing tolerances, this sensitivity is further reduced by arranging that the ratios between the numbers of 90 corners exhibited by the respective plates, and the numbers of 270 corners exhibited by the respective plates, are each also substantially equal to k. To make this possible an aperture is arranged to be present in each plate.