Current confinement and blocking region for semiconductor devices

Improved current confinement and current blocking are achieved in a semiconductor device including a doped (n or p type) semiconductor layer (32) within a region of high resistivity semiconductor material (31,33). In another embodiment, a plurality of doped semiconductor layers are interleaved with a plurality of high resistivity semiconductor layers.