NMOS analog voltage comparator

An NMOS analog voltage comparator is disclosed having two matching cascaded inverter-pairs (gates 3, 4, 7, 8 and gates 1, 2, 5, 6). The comparator has fast response time, is not sensitive to temperature variations while operating, and operates independent of integrated circuit parameter variations e...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	PUMPHREY, EDWARD G
Format:	Patent
Sprache:	eng ; fre ; ger
Schlagworte:	BASIC ELECTRONIC CIRCUITRY ELECTRICITY MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS PULSE TECHNIQUE TESTING
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	An NMOS analog voltage comparator is disclosed having two matching cascaded inverter-pairs (gates 3, 4, 7, 8 and gates 1, 2, 5, 6). The comparator has fast response time, is not sensitive to temperature variations while operating, and operates independent of integrated circuit parameter variations encountered during circuit manufacture.