Reconfigurable memory
In a reconfigurable memory a spare chip (40) is substituted for a faulty chip when an uncorrectable error condition results from an alignment of two errors in bit positions accessed through the same chip row decoder (12) while an address bit permutation apparatus (30, 32) is used to misalign faulty...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Zusammenfassung: | In a reconfigurable memory a spare chip (40) is substituted for a faulty chip when an uncorrectable error condition results from an alignment of two errors in bit positions accessed through the same chip row decoder (12) while an address bit permutation apparatus (30, 32) is used to misalign faulty bits when they occur in bit positions accessed through different decoders. |
|---|