SYSTEMER, FREMGANGSMÅDER OG APPARATER TIL HETEROGEN BEREGNING

SYSTEMER, FREMGANGSMÅDER OG APPARATER TIL HETEROGEN BEREGNING

The present disclosure provides a processor including a processor core. The processor core includes: a decoder to decode at least one instruction native to the processor core; one or more execution units to execute at least one decoded instruction, the at least one decoded instruction corresponding...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NUZMAN, Joseph, VAN DOREN, Stephen R, MOSUR, Lokpraveen B, MISHRA, Asit K, SANKARAN, Rajesh M, O'HANLON, Michael A, CORBAL, Jesus, MCDONNELL, Niall D, Pearce, Jonathan D, RANGANATHAN, Narayan, MANLEY, Dwight P, Charney, Mark J, MARR, Deborah T, NURVITADHI, Eriko, VENKATESH, Ganesh, Caprioli, Paul, GROCHOWSKI, Edward T, GLOSSOP, Kent D, SHEFFIELD, David B, NEIGER, Gilbert, GRECO, Richard J, CARTER, Nicholas P, FLETCHER, Thomas D, YAMADA, Koichi, BRADFORD, Dennis R, Valentine, Robert, DRYSDALE, Tracy Garrett, Cook, Jeffrey J
Format: Patent
Sprache:dan
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The present disclosure provides a processor including a processor core. The processor core includes: a decoder to decode at least one instruction native to the processor core; one or more execution units to execute at least one decoded instruction, the at least one decoded instruction corresponding to an acceleration begin instruction, the acceleration begin instruction to indicate a start of a region of code to be offloaded to an accelerator.