Verfahren und Einrichtung zur Ruhestrombestimmung
IDDQ of an integrated circuit (105) is rapidly measured with system test equipment (101) providing sampled pass/fail outputs. A switch (304) couples the power supply to the integrated circuit and another switch (305) returns a sense signal input to the integrated circuit such that the power may be i...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | IDDQ of an integrated circuit (105) is rapidly measured with system test equipment (101) providing sampled pass/fail outputs. A switch (304) couples the power supply to the integrated circuit and another switch (305) returns a sense signal input to the integrated circuit such that the power may be interrupted to measure the decay of the voltage across the integrated circuit. A monitor signal output is coupled to the integrated circuit to enable monitoring of the voltage decay. At least one processor (107), which periodically samples the voltage signal, compares the magnitude of the voltage signal at the time of each said periodic sample to a predetermined reference signal, indicates a voltage signal less than the reference signal and calculates the IDDQ based upon the number of periodic samples from the time power is removed from the integrated circuit and the voltage of the reference signal. |
---|