Hybrid semiconductor structure mfg. system - with semiconductor chips incorporating semiconductor components attached to semiconductor carrier substrate

The mfg. system uses a semiconductor carrier substrate (11) in which semiconductor elements and structures (12) are formed and a second semiconductor substrate (21) of a different semiconductor material which is provided with epitaxial layers (22) and divided into chips (20) of required size. Each o...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	WARTH, MARTIN-MIN., 7052 SCHWAIKHEIM, SCHMITT, REINHOLD.NAT., 7152 ASPACH, HIRCHE, KLAUS., 7000 STUTTGART
Format:	Patent
Sprache:	eng ; ger
Schlagworte:	BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	WARTH, MARTIN-MIN., 7052 SCHWAIKHEIM SCHMITT, REINHOLD.NAT., 7152 ASPACH HIRCHE, KLAUS., 7000 STUTTGART
description	The mfg. system uses a semiconductor carrier substrate (11) in which semiconductor elements and structures (12) are formed and a second semiconductor substrate (21) of a different semiconductor material which is provided with epitaxial layers (22) and divided into chips (20) of required size. Each of these chips is attached to the carrier substrate, with connections provided between semiconductor components incorporated in the attached chips and the carrier substrate structures. The surface of the carrier substrate may be provided with recesses, in which the attached chips are located. ADVANTAGE - Reduces material costs of non-silicon semiconductor substrate.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_DE4238137A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>DE4238137A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_DE4238137A13</originalsourceid><addsrcrecordid>eNqNzTEKwkAQheE0FqLeYS4QIUbQVjSSA9jLZDNJFtydZWaC5CYe1xRWqazeKz7419mnnhrxLSgF7zi2ozMWUJP5jEIQun4POqlRgBze3oYFdYNPCj46lsSC5mO_FBwSR4qmgGboBmrBeIlQxNNcHps5jkbbbNXhS2n3200G9-pxrXNK_CRN6CiSPW_V8VCei_J0Kco_yBcCwVQO</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Hybrid semiconductor structure mfg. system - with semiconductor chips incorporating semiconductor components attached to semiconductor carrier substrate</title><source>esp@cenet</source><creator>WARTH, MARTIN-MIN., 7052 SCHWAIKHEIM ; SCHMITT, REINHOLD.NAT., 7152 ASPACH ; HIRCHE, KLAUS., 7000 STUTTGART</creator><creatorcontrib>WARTH, MARTIN-MIN., 7052 SCHWAIKHEIM ; SCHMITT, REINHOLD.NAT., 7152 ASPACH ; HIRCHE, KLAUS., 7000 STUTTGART</creatorcontrib><description>The mfg. system uses a semiconductor carrier substrate (11) in which semiconductor elements and structures (12) are formed and a second semiconductor substrate (21) of a different semiconductor material which is provided with epitaxial layers (22) and divided into chips (20) of required size. Each of these chips is attached to the carrier substrate, with connections provided between semiconductor components incorporated in the attached chips and the carrier substrate structures. The surface of the carrier substrate may be provided with recesses, in which the attached chips are located. ADVANTAGE - Reduces material costs of non-silicon semiconductor substrate.</description><edition>5</edition><language>eng ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1994</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19940519&DB=EPODOC&CC=DE&NR=4238137A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19940519&DB=EPODOC&CC=DE&NR=4238137A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WARTH, MARTIN-MIN., 7052 SCHWAIKHEIM</creatorcontrib><creatorcontrib>SCHMITT, REINHOLD.NAT., 7152 ASPACH</creatorcontrib><creatorcontrib>HIRCHE, KLAUS., 7000 STUTTGART</creatorcontrib><title>Hybrid semiconductor structure mfg. system - with semiconductor chips incorporating semiconductor components attached to semiconductor carrier substrate</title><description>The mfg. system uses a semiconductor carrier substrate (11) in which semiconductor elements and structures (12) are formed and a second semiconductor substrate (21) of a different semiconductor material which is provided with epitaxial layers (22) and divided into chips (20) of required size. Each of these chips is attached to the carrier substrate, with connections provided between semiconductor components incorporated in the attached chips and the carrier substrate structures. The surface of the carrier substrate may be provided with recesses, in which the attached chips are located. ADVANTAGE - Reduces material costs of non-silicon semiconductor substrate.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1994</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzTEKwkAQheE0FqLeYS4QIUbQVjSSA9jLZDNJFtydZWaC5CYe1xRWqazeKz7419mnnhrxLSgF7zi2ozMWUJP5jEIQun4POqlRgBze3oYFdYNPCj46lsSC5mO_FBwSR4qmgGboBmrBeIlQxNNcHps5jkbbbNXhS2n3200G9-pxrXNK_CRN6CiSPW_V8VCei_J0Kco_yBcCwVQO</recordid><startdate>19940519</startdate><enddate>19940519</enddate><creator>WARTH, MARTIN-MIN., 7052 SCHWAIKHEIM</creator><creator>SCHMITT, REINHOLD.NAT., 7152 ASPACH</creator><creator>HIRCHE, KLAUS., 7000 STUTTGART</creator><scope>EVB</scope></search><sort><creationdate>19940519</creationdate><title>Hybrid semiconductor structure mfg. system - with semiconductor chips incorporating semiconductor components attached to semiconductor carrier substrate</title><author>WARTH, MARTIN-MIN., 7052 SCHWAIKHEIM ; SCHMITT, REINHOLD.NAT., 7152 ASPACH ; HIRCHE, KLAUS., 7000 STUTTGART</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_DE4238137A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; ger</language><creationdate>1994</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>WARTH, MARTIN-MIN., 7052 SCHWAIKHEIM</creatorcontrib><creatorcontrib>SCHMITT, REINHOLD.NAT., 7152 ASPACH</creatorcontrib><creatorcontrib>HIRCHE, KLAUS., 7000 STUTTGART</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WARTH, MARTIN-MIN., 7052 SCHWAIKHEIM</au><au>SCHMITT, REINHOLD.NAT., 7152 ASPACH</au><au>HIRCHE, KLAUS., 7000 STUTTGART</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Hybrid semiconductor structure mfg. system - with semiconductor chips incorporating semiconductor components attached to semiconductor carrier substrate</title><date>1994-05-19</date><risdate>1994</risdate><abstract>The mfg. system uses a semiconductor carrier substrate (11) in which semiconductor elements and structures (12) are formed and a second semiconductor substrate (21) of a different semiconductor material which is provided with epitaxial layers (22) and divided into chips (20) of required size. Each of these chips is attached to the carrier substrate, with connections provided between semiconductor components incorporated in the attached chips and the carrier substrate structures. The surface of the carrier substrate may be provided with recesses, in which the attached chips are located. ADVANTAGE - Reduces material costs of non-silicon semiconductor substrate.</abstract><edition>5</edition><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng ; ger
recordid	cdi_epo_espacenet_DE4238137A1
source	esp@cenet
subjects	BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES
title	Hybrid semiconductor structure mfg. system - with semiconductor chips incorporating semiconductor components attached to semiconductor carrier substrate
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T20%3A09%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WARTH,%20MARTIN-MIN.,%207052%20SCHWAIKHEIM&rft.date=1994-05-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EDE4238137A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true