Data transfer circuit between data processing and transmission systems - handles data in two separate data memories with higher order address provided by common unit and lower order by separate units

Data transfer circuit between data processing and transmission systems - handles data in two separate data memories with higher order address provided by common unit and lower order by separate units

A bus system (BUS) handles data transfers between different data processors. The data is transmitted in bursts consisting of words. The circuit used has a pair of data banks (DB1,DB), with each location handling words. A common address unit (AX) is used for the higher value address locations, while...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: EHMER, CHRISTIAN, 8000 MUENCHEN, DE
Format: Patent
Sprache:eng ; ger
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator EHMER, CHRISTIAN, 8000 MUENCHEN, DE
description A bus system (BUS) handles data transfers between different data processors. The data is transmitted in bursts consisting of words. The circuit used has a pair of data banks (DB1,DB), with each location handling words. A common address unit (AX) is used for the higher value address locations, while the lower values are handled by separate addresses (A1,A2) relating to the two data banks. The addressing units are in the form of binary counters. Transfer takes place with write enable (WE) and output enable (OE) signals. ADVANTAGE - High transfer handling rates at economical cost.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_DE4219172A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>DE4219172A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_DE4219172A13</originalsourceid><addsrcrecordid>eNqNjk0KwkAMRrtxIeodcgEXrYK4FH_wAO4lzkQb6MyUSbT0hF7LlIprNwnke8nLtHgfUBE0Y5Q7ZXCc3ZMVbqQdUQQ_pG1OjkQ4PgCjH-HANkgRpBelILCE2rKGZFzhCNolEGoxo9I4DBRSZkM61hpqftRmTNlbRe-zKQbViz15uPXgUghmeEb7Z_A2qfvxFv9uD4DMi8kdG6HFt88KOB0v-_OS2nQladFRJL0ejuuq3Jabaleu_kA-JwNjsg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Data transfer circuit between data processing and transmission systems - handles data in two separate data memories with higher order address provided by common unit and lower order by separate units</title><source>esp@cenet</source><creator>EHMER, CHRISTIAN, 8000 MUENCHEN, DE</creator><creatorcontrib>EHMER, CHRISTIAN, 8000 MUENCHEN, DE</creatorcontrib><description>A bus system (BUS) handles data transfers between different data processors. The data is transmitted in bursts consisting of words. The circuit used has a pair of data banks (DB1,DB), with each location handling words. A common address unit (AX) is used for the higher value address locations, while the lower values are handled by separate addresses (A1,A2) relating to the two data banks. The addressing units are in the form of binary counters. Transfer takes place with write enable (WE) and output enable (OE) signals. ADVANTAGE - High transfer handling rates at economical cost.</description><language>eng ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1993</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19930211&amp;DB=EPODOC&amp;CC=DE&amp;NR=4219172A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19930211&amp;DB=EPODOC&amp;CC=DE&amp;NR=4219172A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>EHMER, CHRISTIAN, 8000 MUENCHEN, DE</creatorcontrib><title>Data transfer circuit between data processing and transmission systems - handles data in two separate data memories with higher order address provided by common unit and lower order by separate units</title><description>A bus system (BUS) handles data transfers between different data processors. The data is transmitted in bursts consisting of words. The circuit used has a pair of data banks (DB1,DB), with each location handling words. A common address unit (AX) is used for the higher value address locations, while the lower values are handled by separate addresses (A1,A2) relating to the two data banks. The addressing units are in the form of binary counters. Transfer takes place with write enable (WE) and output enable (OE) signals. ADVANTAGE - High transfer handling rates at economical cost.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1993</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjk0KwkAMRrtxIeodcgEXrYK4FH_wAO4lzkQb6MyUSbT0hF7LlIprNwnke8nLtHgfUBE0Y5Q7ZXCc3ZMVbqQdUQQ_pG1OjkQ4PgCjH-HANkgRpBelILCE2rKGZFzhCNolEGoxo9I4DBRSZkM61hpqftRmTNlbRe-zKQbViz15uPXgUghmeEb7Z_A2qfvxFv9uD4DMi8kdG6HFt88KOB0v-_OS2nQladFRJL0ejuuq3Jabaleu_kA-JwNjsg</recordid><startdate>19930211</startdate><enddate>19930211</enddate><creator>EHMER, CHRISTIAN, 8000 MUENCHEN, DE</creator><scope>EVB</scope></search><sort><creationdate>19930211</creationdate><title>Data transfer circuit between data processing and transmission systems - handles data in two separate data memories with higher order address provided by common unit and lower order by separate units</title><author>EHMER, CHRISTIAN, 8000 MUENCHEN, DE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_DE4219172A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; ger</language><creationdate>1993</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>EHMER, CHRISTIAN, 8000 MUENCHEN, DE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>EHMER, CHRISTIAN, 8000 MUENCHEN, DE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Data transfer circuit between data processing and transmission systems - handles data in two separate data memories with higher order address provided by common unit and lower order by separate units</title><date>1993-02-11</date><risdate>1993</risdate><abstract>A bus system (BUS) handles data transfers between different data processors. The data is transmitted in bursts consisting of words. The circuit used has a pair of data banks (DB1,DB), with each location handling words. A common address unit (AX) is used for the higher value address locations, while the lower values are handled by separate addresses (A1,A2) relating to the two data banks. The addressing units are in the form of binary counters. Transfer takes place with write enable (WE) and output enable (OE) signals. ADVANTAGE - High transfer handling rates at economical cost.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; ger
recordid cdi_epo_espacenet_DE4219172A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Data transfer circuit between data processing and transmission systems - handles data in two separate data memories with higher order address provided by common unit and lower order by separate units
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-12T23%3A33%3A29IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=EHMER,%20CHRISTIAN,%208000%20MUENCHEN,%20DE&rft.date=1993-02-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EDE4219172A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true