Circuit arrangement for monitoring a plurality of busbars
In the case of the proposed circuit arrangement, the busbars of a digital system which is in operation are connected successively, for a characteristic time, to the clock input of a flipflop, with the aid of a multiplexer and a control unit. If the state of the flipflop does not change during the ti...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Zusammenfassung: | In the case of the proposed circuit arrangement, the busbars of a digital system which is in operation are connected successively, for a characteristic time, to the clock input of a flipflop, with the aid of a multiplexer and a control unit. If the state of the flipflop does not change during the time in which it is connected to the busbar, this is a sign that no information interchange has taken place on the relevant busbar and that a defect must therefore be present. |
|---|