Circuit arrangement for short-circuit monitoring
A circuit arrangement for short-circuit monitoring of a DC load is specified, which becomes high-resistant if the resistance value through the load falls below a predetermined level and in consequence virtually isolates the load from its power supply. Once it has changed into the high-resistance sta...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A circuit arrangement for short-circuit monitoring of a DC load is specified, which becomes high-resistant if the resistance value through the load falls below a predetermined level and in consequence virtually isolates the load from its power supply. Once it has changed into the high-resistance state, the circuit arrangement remains in this state until the load circuit is completely isolated. The circuit arrangement is implemented by means of a first transistor, which is connected in series with the load, and a second transistor which changes its base-voltage divider ratio and is connected by means of its base to the collector of the first transistor. |
---|