HALBLEITERVORRICHTUNG

A semiconductor device with a planar p-n junction and a guard ring region, wherein an oxide film is covered on the surface between the p-n junction and the guard ring, and a glass film is formed on the surface surrounding the guard ring region.

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HIDESHIMA,MAKOTO, TANI,KEIZO
Format: Patent
Sprache:ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HIDESHIMA,MAKOTO
TANI,KEIZO
description A semiconductor device with a planar p-n junction and a guard ring region, wherein an oxide film is covered on the surface between the p-n junction and the guard ring, and a glass film is formed on the surface surrounding the guard ring region.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_DE3100979A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>DE3100979A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_DE3100979A13</originalsourceid><addsrcrecordid>eNrjZBD1cPRx8nH1DHENCvMPCvJ09ggJ9XPnYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxLq7GhgYGluaWjobGRCgBAHncHr0</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>HALBLEITERVORRICHTUNG</title><source>esp@cenet</source><creator>HIDESHIMA,MAKOTO ; TANI,KEIZO</creator><creatorcontrib>HIDESHIMA,MAKOTO ; TANI,KEIZO</creatorcontrib><description>A semiconductor device with a planar p-n junction and a guard ring region, wherein an oxide film is covered on the surface between the p-n junction and the guard ring, and a glass film is formed on the surface surrounding the guard ring region.</description><language>ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1982</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19820114&amp;DB=EPODOC&amp;CC=DE&amp;NR=3100979A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19820114&amp;DB=EPODOC&amp;CC=DE&amp;NR=3100979A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HIDESHIMA,MAKOTO</creatorcontrib><creatorcontrib>TANI,KEIZO</creatorcontrib><title>HALBLEITERVORRICHTUNG</title><description>A semiconductor device with a planar p-n junction and a guard ring region, wherein an oxide film is covered on the surface between the p-n junction and the guard ring, and a glass film is formed on the surface surrounding the guard ring region.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1982</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBD1cPRx8nH1DHENCvMPCvJ09ggJ9XPnYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxLq7GhgYGluaWjobGRCgBAHncHr0</recordid><startdate>19820114</startdate><enddate>19820114</enddate><creator>HIDESHIMA,MAKOTO</creator><creator>TANI,KEIZO</creator><scope>EVB</scope></search><sort><creationdate>19820114</creationdate><title>HALBLEITERVORRICHTUNG</title><author>HIDESHIMA,MAKOTO ; TANI,KEIZO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_DE3100979A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>ger</language><creationdate>1982</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>HIDESHIMA,MAKOTO</creatorcontrib><creatorcontrib>TANI,KEIZO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HIDESHIMA,MAKOTO</au><au>TANI,KEIZO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>HALBLEITERVORRICHTUNG</title><date>1982-01-14</date><risdate>1982</risdate><abstract>A semiconductor device with a planar p-n junction and a guard ring region, wherein an oxide film is covered on the surface between the p-n junction and the guard ring, and a glass film is formed on the surface surrounding the guard ring region.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language ger
recordid cdi_epo_espacenet_DE3100979A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title HALBLEITERVORRICHTUNG
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T17%3A41%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HIDESHIMA,MAKOTO&rft.date=1982-01-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EDE3100979A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true