SCHALTVERZOEGERUNGSFREIE BISTABILE SCHALTUNG
Disclosed is a semiconductor circuit including a latching means operatively connected to an intermediate node between an input means and an output means for providing a latched output signal without introducing circuit delay due to the latching function.
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Zusammenfassung: | Disclosed is a semiconductor circuit including a latching means operatively connected to an intermediate node between an input means and an output means for providing a latched output signal without introducing circuit delay due to the latching function. |
|---|