Semiconductor arrangement for memory-store elements - has two adjacent zones bedded in main material zone of opposed conductivity

Semiconductor arrangement for memory-store elements - has two adjacent zones bedded in main material zone of opposed conductivity

The semiconductor arrangement for memory store elements is designed to combine the advantages of both static and dynamic techniques and to compensate for the discharge of storage capacities through leaks. The arrangement comprises a plate-type semiconductor crystal of one conductive type, in which t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: EICHHORN,JUERGEN
Format: Patent
Sprache:eng ; ger
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
INFORMATION STORAGE
PHYSICS
SEMICONDUCTOR DEVICES
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator EICHHORN,JUERGEN
description The semiconductor arrangement for memory store elements is designed to combine the advantages of both static and dynamic techniques and to compensate for the discharge of storage capacities through leaks. The arrangement comprises a plate-type semiconductor crystal of one conductive type, in which two adjacent zones of opposed conductivity are generated by masked diffusion. Their pn-junctions with the remainder of the material are covered by an insulating layer. Each of the zones has its own electrode contact with a controlling voltage source being arranged between one of the zone electrodes and the material electrode. A working impedance is incorporated between the latter electrode and the other zone electrode.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_DE2405210A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>DE2405210A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_DE2405210A13</originalsourceid><addsrcrecordid>eNqNjUEOgjAQRdm4MOod5gIkgHoAoxj3uicj_WgN7TRt1eDOmwuEA7iZn5_38meefM8wuharnnUUT-w92xsMbKSm7wZGfJeGnoHQjiBQSncOFN9CrB5cD_JHLAJdoRQUaUuGxxPhNbcjJWlInJPQC9ND_dKxWyazhtuA1ZSLhI7lZX9K4aRCcMM-YnUoi022LfJsl6__UH4_Y0l9</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor arrangement for memory-store elements - has two adjacent zones bedded in main material zone of opposed conductivity</title><source>esp@cenet</source><creator>EICHHORN,JUERGEN</creator><creatorcontrib>EICHHORN,JUERGEN</creatorcontrib><description>The semiconductor arrangement for memory store elements is designed to combine the advantages of both static and dynamic techniques and to compensate for the discharge of storage capacities through leaks. The arrangement comprises a plate-type semiconductor crystal of one conductive type, in which two adjacent zones of opposed conductivity are generated by masked diffusion. Their pn-junctions with the remainder of the material are covered by an insulating layer. Each of the zones has its own electrode contact with a controlling voltage source being arranged between one of the zone electrodes and the material electrode. A working impedance is incorporated between the latter electrode and the other zone electrode.</description><language>eng ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; SEMICONDUCTOR DEVICES ; STATIC STORES</subject><creationdate>1975</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19750807&amp;DB=EPODOC&amp;CC=DE&amp;NR=2405210A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19750807&amp;DB=EPODOC&amp;CC=DE&amp;NR=2405210A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>EICHHORN,JUERGEN</creatorcontrib><title>Semiconductor arrangement for memory-store elements - has two adjacent zones bedded in main material zone of opposed conductivity</title><description>The semiconductor arrangement for memory store elements is designed to combine the advantages of both static and dynamic techniques and to compensate for the discharge of storage capacities through leaks. The arrangement comprises a plate-type semiconductor crystal of one conductive type, in which two adjacent zones of opposed conductivity are generated by masked diffusion. Their pn-junctions with the remainder of the material are covered by an insulating layer. Each of the zones has its own electrode contact with a controlling voltage source being arranged between one of the zone electrodes and the material electrode. A working impedance is incorporated between the latter electrode and the other zone electrode.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1975</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjUEOgjAQRdm4MOod5gIkgHoAoxj3uicj_WgN7TRt1eDOmwuEA7iZn5_38meefM8wuharnnUUT-w92xsMbKSm7wZGfJeGnoHQjiBQSncOFN9CrB5cD_JHLAJdoRQUaUuGxxPhNbcjJWlInJPQC9ND_dKxWyazhtuA1ZSLhI7lZX9K4aRCcMM-YnUoi022LfJsl6__UH4_Y0l9</recordid><startdate>19750807</startdate><enddate>19750807</enddate><creator>EICHHORN,JUERGEN</creator><scope>EVB</scope></search><sort><creationdate>19750807</creationdate><title>Semiconductor arrangement for memory-store elements - has two adjacent zones bedded in main material zone of opposed conductivity</title><author>EICHHORN,JUERGEN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_DE2405210A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; ger</language><creationdate>1975</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>EICHHORN,JUERGEN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>EICHHORN,JUERGEN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor arrangement for memory-store elements - has two adjacent zones bedded in main material zone of opposed conductivity</title><date>1975-08-07</date><risdate>1975</risdate><abstract>The semiconductor arrangement for memory store elements is designed to combine the advantages of both static and dynamic techniques and to compensate for the discharge of storage capacities through leaks. The arrangement comprises a plate-type semiconductor crystal of one conductive type, in which two adjacent zones of opposed conductivity are generated by masked diffusion. Their pn-junctions with the remainder of the material are covered by an insulating layer. Each of the zones has its own electrode contact with a controlling voltage source being arranged between one of the zone electrodes and the material electrode. A working impedance is incorporated between the latter electrode and the other zone electrode.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; ger
recordid cdi_epo_espacenet_DE2405210A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
INFORMATION STORAGE
PHYSICS
SEMICONDUCTOR DEVICES
STATIC STORES
title Semiconductor arrangement for memory-store elements - has two adjacent zones bedded in main material zone of opposed conductivity
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-14T20%3A37%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=EICHHORN,JUERGEN&rft.date=1975-08-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EDE2405210A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true