SCHADHAFTE SPEICHERZELLEN ENTHALTENDES MONOLITHISCHES HALBLEITERCHIP GERINGER VERLUSTLEISTUNG

A memory array chip constructed from field effect transistors (FET) which is particularly suitable for use in systems wherein only a portion of the total memory capacity of a chip is used. The chip contains two or more separate memory arrays, each substantially isolated from the others. If one of th...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: KEMERER, DOUGLAS WAYNE, ESSEX JUNCTION, VT. (V.ST.A.)
Format: Patent
Sprache:ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A memory array chip constructed from field effect transistors (FET) which is particularly suitable for use in systems wherein only a portion of the total memory capacity of a chip is used. The chip contains two or more separate memory arrays, each substantially isolated from the others. If one of the arrays is not to be utilized, power may be removed therefrom.