Device for execution of sub routines and jump operations in computer
The program branching evaluation is performed by a unit (20) that addresses a table of protocols (22) . The same information is fed to jump instruction identification unit (24). Coupled to the identification unit and receiving data from the table is a cache memory (26). This connects to a selector (...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | The program branching evaluation is performed by a unit (20) that addresses a table of protocols (22) . The same information is fed to jump instruction identification unit (24). Coupled to the identification unit and receiving data from the table is a cache memory (26). This connects to a selector (30) that provides the next address to be read. An Independent claim is included for a method for executing subroutines and jump operations. |
---|