Flat semiconductor module with several semiconductor units in parallel
Each semiconductor unit consists of two main surfaces and two sets of main and gate electrodes (13), one of which is located on one main surface. The level of the gate electrode and gate electrode coupling gate line is lower than the level of the main electrode. One gate electrode line of each unit...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Each semiconductor unit consists of two main surfaces and two sets of main and gate electrodes (13), one of which is located on one main surface. The level of the gate electrode and gate electrode coupling gate line is lower than the level of the main electrode. One gate electrode line of each unit extends over the latter. The ratio of the width and interval of the gate electrode line is at least 1:2. |
---|