Taktgenerator

The clock generator includes two phase generator stage (22) with outputs via inverters (23,24) to a bank of drive gating stages (27). The units are coupled in feedback loops (P1P,P2P) to a phase locked loop, PLL, stage. The generator is counter based and provides a multiple frequency of the input cl...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: ISHIMI, KOUICHI
Format: Patent
Sprache:ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The clock generator includes two phase generator stage (22) with outputs via inverters (23,24) to a bank of drive gating stages (27). The units are coupled in feedback loops (P1P,P2P) to a phase locked loop, PLL, stage. The generator is counter based and provides a multiple frequency of the input clock signal. The generator produces a number of outputs having a defined phase relationship.