Flip-flop cell arrangement
The flip-flop cell has a main data input, a main data output and a main clock input. A first flip-flop (A) has a data input and a data output which is triggerable via a clock input according to the main clock input. A second flip-flop (52) with a data input, data output and inverting clock input has...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | The flip-flop cell has a main data input, a main data output and a main clock input. A first flip-flop (A) has a data input and a data output which is triggerable via a clock input according to the main clock input. A second flip-flop (52) with a data input, data output and inverting clock input has its data input connected to the data output of the first flip-flop. This is triggerable by the first flip-flop output and a first incident falling edge of the clock, immediately after the first rising edge of the clock, at the clock input of the first flip-flop. |
---|