Electrostatic discharge protection device for CMOS integrated circuit
The device is part of a circuit to which an operational voltage, e.g. positive, is to be applied and it includes an SCR, incorporated between a circuit coupling fin and ground. A resistor, e.g. a JFET, is coupled to the coupling fin for the control of the SCR breakdown voltage. The resistor is contr...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | HARRIS, COLIN, NEW WESTMINSTER, BRITISH COLUMBIA, CA GERSON, BRIAN D., COQUITLAM, BRITISH COLUMBIA, CA LEBLANC, DAVID, PORT MOODY, BRITISH COLUMBIA, CA INIEWSKI, KRIS, COQUITLAM, BRITISH COLUMBIA, CA |
| description | The device is part of a circuit to which an operational voltage, e.g. positive, is to be applied and it includes an SCR, incorporated between a circuit coupling fin and ground. A resistor, e.g. a JFET, is coupled to the coupling fin for the control of the SCR breakdown voltage. The resistor is controllable to high value, when the operational voltage is not applied. Thus the SCR is so controlled that it breaks down at a low electrostatic discharge voltage, lower than the circuit damaging voltage on operational voltage application to a low resistive value. The SCR is so controlled that it breaks down at an electrostatic discharge voltage higher than the low electrostatic discharge voltage. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_DE19720374A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>DE19720374A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_DE19720374A13</originalsourceid><addsrcrecordid>eNqNyjEKwkAQRuE0FqLeYTyAYIwQLCWu2IiF9mGZ_RMHwu4yO3p-LTyA1Su-N6-cm8CmqZg3YQpS-Ol1BGVN9hVJkQLewqAhKXXX250kGkb1hkAsyi-xZTUb_FSw-nVRrc_u0V02yKlHyZ4RYf3J1Yd2t23a_bFu_nk-D_wzSg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Electrostatic discharge protection device for CMOS integrated circuit</title><source>esp@cenet</source><creator>HARRIS, COLIN, NEW WESTMINSTER, BRITISH COLUMBIA, CA ; GERSON, BRIAN D., COQUITLAM, BRITISH COLUMBIA, CA ; LEBLANC, DAVID, PORT MOODY, BRITISH COLUMBIA, CA ; INIEWSKI, KRIS, COQUITLAM, BRITISH COLUMBIA, CA</creator><creatorcontrib>HARRIS, COLIN, NEW WESTMINSTER, BRITISH COLUMBIA, CA ; GERSON, BRIAN D., COQUITLAM, BRITISH COLUMBIA, CA ; LEBLANC, DAVID, PORT MOODY, BRITISH COLUMBIA, CA ; INIEWSKI, KRIS, COQUITLAM, BRITISH COLUMBIA, CA</creatorcontrib><description>The device is part of a circuit to which an operational voltage, e.g. positive, is to be applied and it includes an SCR, incorporated between a circuit coupling fin and ground. A resistor, e.g. a JFET, is coupled to the coupling fin for the control of the SCR breakdown voltage. The resistor is controllable to high value, when the operational voltage is not applied. Thus the SCR is so controlled that it breaks down at a low electrostatic discharge voltage, lower than the circuit damaging voltage on operational voltage application to a low resistive value. The SCR is so controlled that it breaks down at an electrostatic discharge voltage higher than the low electrostatic discharge voltage.</description><edition>6</edition><language>eng ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1997</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19971127&DB=EPODOC&CC=DE&NR=19720374A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19971127&DB=EPODOC&CC=DE&NR=19720374A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HARRIS, COLIN, NEW WESTMINSTER, BRITISH COLUMBIA, CA</creatorcontrib><creatorcontrib>GERSON, BRIAN D., COQUITLAM, BRITISH COLUMBIA, CA</creatorcontrib><creatorcontrib>LEBLANC, DAVID, PORT MOODY, BRITISH COLUMBIA, CA</creatorcontrib><creatorcontrib>INIEWSKI, KRIS, COQUITLAM, BRITISH COLUMBIA, CA</creatorcontrib><title>Electrostatic discharge protection device for CMOS integrated circuit</title><description>The device is part of a circuit to which an operational voltage, e.g. positive, is to be applied and it includes an SCR, incorporated between a circuit coupling fin and ground. A resistor, e.g. a JFET, is coupled to the coupling fin for the control of the SCR breakdown voltage. The resistor is controllable to high value, when the operational voltage is not applied. Thus the SCR is so controlled that it breaks down at a low electrostatic discharge voltage, lower than the circuit damaging voltage on operational voltage application to a low resistive value. The SCR is so controlled that it breaks down at an electrostatic discharge voltage higher than the low electrostatic discharge voltage.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1997</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyjEKwkAQRuE0FqLeYTyAYIwQLCWu2IiF9mGZ_RMHwu4yO3p-LTyA1Su-N6-cm8CmqZg3YQpS-Ol1BGVN9hVJkQLewqAhKXXX250kGkb1hkAsyi-xZTUb_FSw-nVRrc_u0V02yKlHyZ4RYf3J1Yd2t23a_bFu_nk-D_wzSg</recordid><startdate>19971127</startdate><enddate>19971127</enddate><creator>HARRIS, COLIN, NEW WESTMINSTER, BRITISH COLUMBIA, CA</creator><creator>GERSON, BRIAN D., COQUITLAM, BRITISH COLUMBIA, CA</creator><creator>LEBLANC, DAVID, PORT MOODY, BRITISH COLUMBIA, CA</creator><creator>INIEWSKI, KRIS, COQUITLAM, BRITISH COLUMBIA, CA</creator><scope>EVB</scope></search><sort><creationdate>19971127</creationdate><title>Electrostatic discharge protection device for CMOS integrated circuit</title><author>HARRIS, COLIN, NEW WESTMINSTER, BRITISH COLUMBIA, CA ; GERSON, BRIAN D., COQUITLAM, BRITISH COLUMBIA, CA ; LEBLANC, DAVID, PORT MOODY, BRITISH COLUMBIA, CA ; INIEWSKI, KRIS, COQUITLAM, BRITISH COLUMBIA, CA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_DE19720374A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; ger</language><creationdate>1997</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>HARRIS, COLIN, NEW WESTMINSTER, BRITISH COLUMBIA, CA</creatorcontrib><creatorcontrib>GERSON, BRIAN D., COQUITLAM, BRITISH COLUMBIA, CA</creatorcontrib><creatorcontrib>LEBLANC, DAVID, PORT MOODY, BRITISH COLUMBIA, CA</creatorcontrib><creatorcontrib>INIEWSKI, KRIS, COQUITLAM, BRITISH COLUMBIA, CA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HARRIS, COLIN, NEW WESTMINSTER, BRITISH COLUMBIA, CA</au><au>GERSON, BRIAN D., COQUITLAM, BRITISH COLUMBIA, CA</au><au>LEBLANC, DAVID, PORT MOODY, BRITISH COLUMBIA, CA</au><au>INIEWSKI, KRIS, COQUITLAM, BRITISH COLUMBIA, CA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Electrostatic discharge protection device for CMOS integrated circuit</title><date>1997-11-27</date><risdate>1997</risdate><abstract>The device is part of a circuit to which an operational voltage, e.g. positive, is to be applied and it includes an SCR, incorporated between a circuit coupling fin and ground. A resistor, e.g. a JFET, is coupled to the coupling fin for the control of the SCR breakdown voltage. The resistor is controllable to high value, when the operational voltage is not applied. Thus the SCR is so controlled that it breaks down at a low electrostatic discharge voltage, lower than the circuit damaging voltage on operational voltage application to a low resistive value. The SCR is so controlled that it breaks down at an electrostatic discharge voltage higher than the low electrostatic discharge voltage.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; ger |
| recordid | cdi_epo_espacenet_DE19720374A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Electrostatic discharge protection device for CMOS integrated circuit |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T02%3A39%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HARRIS,%20COLIN,%20NEW%20WESTMINSTER,%20BRITISH%20COLUMBIA,%20CA&rft.date=1997-11-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EDE19720374A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |