Digital video data decoder and associated control procedure

The digital video data decoder includes a synchronising pattern detecting and generating section (30), containing a large number of stored synchronising signals, and matching the stored synchronising data with the format of the input data. A sequence control section (40) is used to extract the input...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: UM, IN-YONG, SONGNAM, KYOUNGGI, KR
Format: Patent
Sprache:eng ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator UM, IN-YONG, SONGNAM, KYOUNGGI, KR
description The digital video data decoder includes a synchronising pattern detecting and generating section (30), containing a large number of stored synchronising signals, and matching the stored synchronising data with the format of the input data. A sequence control section (40) is used to extract the input data from starting data and user data. A buffer section (70) stores the sequence control unit output, and a cyclical redundancy check section (50) determines whether or not there are errors in the input data so that compensation can be made as necessary. A direct memory accessing section (60) outputs all the data, including the compensating data, directly to the external system, without passing it through the CPU control section first.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_DE19626063A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>DE19626063A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_DE19626063A13</originalsourceid><addsrcrecordid>eNqNykEKwjAQBdBsXEj1DuMBCtZCQLoSW_EA7ssw85VAyIQken43HsDV27ytm-bwCo0jfYLCSLkxKcQUhTgpca0mgRuUxFIrFikXE-i7YOc2T44V-5-dO9yWx_XeI9uKmlmQ0NZ5Gc7-5I9-vAzjP-cLnyMvWA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Digital video data decoder and associated control procedure</title><source>esp@cenet</source><creator>UM, IN-YONG, SONGNAM, KYOUNGGI, KR</creator><creatorcontrib>UM, IN-YONG, SONGNAM, KYOUNGGI, KR</creatorcontrib><description>The digital video data decoder includes a synchronising pattern detecting and generating section (30), containing a large number of stored synchronising signals, and matching the stored synchronising data with the format of the input data. A sequence control section (40) is used to extract the input data from starting data and user data. A buffer section (70) stores the sequence control unit output, and a cyclical redundancy check section (50) determines whether or not there are errors in the input data so that compensation can be made as necessary. A direct memory accessing section (60) outputs all the data, including the compensating data, directly to the external system, without passing it through the CPU control section first.</description><edition>6</edition><language>eng ; ger</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; INFORMATION STORAGE ; INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORDCARRIER AND TRANSDUCER ; PHYSICS ; PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><creationdate>1997</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19970102&amp;DB=EPODOC&amp;CC=DE&amp;NR=19626063A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19970102&amp;DB=EPODOC&amp;CC=DE&amp;NR=19626063A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>UM, IN-YONG, SONGNAM, KYOUNGGI, KR</creatorcontrib><title>Digital video data decoder and associated control procedure</title><description>The digital video data decoder includes a synchronising pattern detecting and generating section (30), containing a large number of stored synchronising signals, and matching the stored synchronising data with the format of the input data. A sequence control section (40) is used to extract the input data from starting data and user data. A buffer section (70) stores the sequence control unit output, and a cyclical redundancy check section (50) determines whether or not there are errors in the input data so that compensation can be made as necessary. A direct memory accessing section (60) outputs all the data, including the compensating data, directly to the external system, without passing it through the CPU control section first.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORDCARRIER AND TRANSDUCER</subject><subject>PHYSICS</subject><subject>PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1997</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNykEKwjAQBdBsXEj1DuMBCtZCQLoSW_EA7ssw85VAyIQken43HsDV27ytm-bwCo0jfYLCSLkxKcQUhTgpca0mgRuUxFIrFikXE-i7YOc2T44V-5-dO9yWx_XeI9uKmlmQ0NZ5Gc7-5I9-vAzjP-cLnyMvWA</recordid><startdate>19970102</startdate><enddate>19970102</enddate><creator>UM, IN-YONG, SONGNAM, KYOUNGGI, KR</creator><scope>EVB</scope></search><sort><creationdate>19970102</creationdate><title>Digital video data decoder and associated control procedure</title><author>UM, IN-YONG, SONGNAM, KYOUNGGI, KR</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_DE19626063A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; ger</language><creationdate>1997</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORDCARRIER AND TRANSDUCER</topic><topic>PHYSICS</topic><topic>PICTORIAL COMMUNICATION, e.g. TELEVISION</topic><toplevel>online_resources</toplevel><creatorcontrib>UM, IN-YONG, SONGNAM, KYOUNGGI, KR</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>UM, IN-YONG, SONGNAM, KYOUNGGI, KR</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Digital video data decoder and associated control procedure</title><date>1997-01-02</date><risdate>1997</risdate><abstract>The digital video data decoder includes a synchronising pattern detecting and generating section (30), containing a large number of stored synchronising signals, and matching the stored synchronising data with the format of the input data. A sequence control section (40) is used to extract the input data from starting data and user data. A buffer section (70) stores the sequence control unit output, and a cyclical redundancy check section (50) determines whether or not there are errors in the input data so that compensation can be made as necessary. A direct memory accessing section (60) outputs all the data, including the compensating data, directly to the external system, without passing it through the CPU control section first.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; ger
recordid cdi_epo_espacenet_DE19626063A1
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
INFORMATION STORAGE
INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORDCARRIER AND TRANSDUCER
PHYSICS
PICTORIAL COMMUNICATION, e.g. TELEVISION
title Digital video data decoder and associated control procedure
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T10%3A31%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=UM,%20IN-YONG,%20SONGNAM,%20KYOUNGGI,%20KR&rft.date=1997-01-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EDE19626063A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true