ADSB-OUT emission time slot control chip based on FPGA
The utility model discloses a field programmable gate array (FPGA)-based ADSB-OUT emission time slot control chip, which is characterized in that internal resources of the FPGA are utilized to construct timers, triggers, a state device and an arbitration module, the seven different timers and trigge...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!