Test verification platform of semiconductor device
The utility model relates to the technical field of semiconductor device testing, in particular to a test verification platform of a semiconductor device, which comprises a detection platform, two closed top plates and two test verification grooves, a position adjusting assembly is arranged at the b...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | The utility model relates to the technical field of semiconductor device testing, in particular to a test verification platform of a semiconductor device, which comprises a detection platform, two closed top plates and two test verification grooves, a position adjusting assembly is arranged at the bottom of the detection platform, and the position adjusting assembly comprises a cylinder, two mounting shafts, a toothed strip and two mounting seats. Small gears are fixedly mounted at the bottom ends of the two mounting shafts, the two small gears are meshed with the tooth surface of the tooth bar, the air cylinder is fixedly mounted at the bottom of the detection platform, the two mounting shafts are rotationally mounted in the detection platform, the tooth bar is slidably connected to the bottom of the detection platform, and the air cylinder stretches out and draws back to drive the tooth bar to slide left and right. The gear rack drives the closed top plate to rotate through the pinion, the mounting shaft an |
---|