Chip

The utility model provides a chip which comprises a first epitaxial structure and a second epitaxial structure which are arranged in a stacked mode, the width of the first epitaxial structure is smaller than that of the second epitaxial structure, the surface of the first epitaxial structure and the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WANG JUNFEI, XIA LIANG, SHEN CHAO, YI SHULAN, CHENG ZHITIAN
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The utility model provides a chip which comprises a first epitaxial structure and a second epitaxial structure which are arranged in a stacked mode, the width of the first epitaxial structure is smaller than that of the second epitaxial structure, the surface of the first epitaxial structure and the surface of the second epitaxial structure are covered by dielectric layers, the dielectric layers are provided with electrode channels, and the electrode channels are communicated with the first epitaxial structure and the second epitaxial structure. And an electrode material is arranged in the electrode channel. By improving the epitaxial structures, the width of the first epitaxial structure is smaller than that of the second epitaxial structure, so that the edge width of the chip is reduced, the defects at the edge of the chip and the influence of the interface state caused by discontinuous crystal lattices are reduced, and the radiation recombination life of carriers is shortened; therefore, the modulation ban