High-sealing peer-to-peer flip-chip semiconductor lead frame
The utility model discloses a high-sealing peer-to-peer flip-chip semiconductor lead frame, which comprises a main board, a plurality of rows of circular hole grooves are arranged in the main board, a plurality of groups of straight grooves are arranged in the main board, the plurality of groups of...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | The utility model discloses a high-sealing peer-to-peer flip-chip semiconductor lead frame, which comprises a main board, a plurality of rows of circular hole grooves are arranged in the main board, a plurality of groups of straight grooves are arranged in the main board, the plurality of groups of straight grooves and the circular hole grooves are arranged in a staggered manner, an upper sealing cover is arranged above the main board, and a lower sealing cover is arranged above the upper sealing cover. A chip penetrates through the middle of the upper sealing cover, pins are arranged at the bottom of the chip and connected with the mainboard in a tin soldering mode, a lower sealing cover is arranged below the mainboard, the lower sealing cover is welded to the upper sealing cover, a connecting plate is arranged on the upper surface of the mainboard, an inserting hole is formed in the connecting plate, and the inserting hole is connected with the upper sealing cover. The jacks are clamped with the straight gr |
---|