SPI flash memory
The utility model discloses an SPI flash memory. The SPI flash memory comprises a bottom plate, a lead frame, a plurality of laminated PCBs, a plurality of SPI flash memory chips and an encapsulationlayer, wherein the lead frame is arranged on the bottom plate, and a plurality of pins used for being...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | TANG FAN ZHAN LIANYANG YAN JUN WANG LIEYANG |
| description | The utility model discloses an SPI flash memory. The SPI flash memory comprises a bottom plate, a lead frame, a plurality of laminated PCBs, a plurality of SPI flash memory chips and an encapsulationlayer, wherein the lead frame is arranged on the bottom plate, and a plurality of pins used for being connected with external signals are arranged on the lead frame. The plurality of laminated PCBs are vertically stacked above the bottom plate from top to bottom and are all provided with a plurality of leads. Wherein the plurality of SPI flash memory chips are respectively arranged on the plurality of laminated PCBs, and the pins of the four SPI flash memory chips are respectively and electrically connected with the plurality of leads on the laminated PCBs. The multiple laminated PCBs, the bottom plate and the multiple SPI flash memory chips are encapsulated in the encapsulation layer, the pins and the leads are partially exposed out of the encapsulation layer, and the pins are electrically connected through a met |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN212209482UU</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN212209482UU</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN212209482UU3</originalsourceid><addsrcrecordid>eNrjZBAIDvBUSMtJLM5QyE3NzS-q5GFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8c5-RoZGRgaWJhZGoaHGRCkCAL_wH5o</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SPI flash memory</title><source>esp@cenet</source><creator>TANG FAN ; ZHAN LIANYANG ; YAN JUN ; WANG LIEYANG</creator><creatorcontrib>TANG FAN ; ZHAN LIANYANG ; YAN JUN ; WANG LIEYANG</creatorcontrib><description>The utility model discloses an SPI flash memory. The SPI flash memory comprises a bottom plate, a lead frame, a plurality of laminated PCBs, a plurality of SPI flash memory chips and an encapsulationlayer, wherein the lead frame is arranged on the bottom plate, and a plurality of pins used for being connected with external signals are arranged on the lead frame. The plurality of laminated PCBs are vertically stacked above the bottom plate from top to bottom and are all provided with a plurality of leads. Wherein the plurality of SPI flash memory chips are respectively arranged on the plurality of laminated PCBs, and the pins of the four SPI flash memory chips are respectively and electrically connected with the plurality of leads on the laminated PCBs. The multiple laminated PCBs, the bottom plate and the multiple SPI flash memory chips are encapsulated in the encapsulation layer, the pins and the leads are partially exposed out of the encapsulation layer, and the pins are electrically connected through a met</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; SEMICONDUCTOR DEVICES ; STATIC STORES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201222&DB=EPODOC&CC=CN&NR=212209482U$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201222&DB=EPODOC&CC=CN&NR=212209482U$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TANG FAN</creatorcontrib><creatorcontrib>ZHAN LIANYANG</creatorcontrib><creatorcontrib>YAN JUN</creatorcontrib><creatorcontrib>WANG LIEYANG</creatorcontrib><title>SPI flash memory</title><description>The utility model discloses an SPI flash memory. The SPI flash memory comprises a bottom plate, a lead frame, a plurality of laminated PCBs, a plurality of SPI flash memory chips and an encapsulationlayer, wherein the lead frame is arranged on the bottom plate, and a plurality of pins used for being connected with external signals are arranged on the lead frame. The plurality of laminated PCBs are vertically stacked above the bottom plate from top to bottom and are all provided with a plurality of leads. Wherein the plurality of SPI flash memory chips are respectively arranged on the plurality of laminated PCBs, and the pins of the four SPI flash memory chips are respectively and electrically connected with the plurality of leads on the laminated PCBs. The multiple laminated PCBs, the bottom plate and the multiple SPI flash memory chips are encapsulated in the encapsulation layer, the pins and the leads are partially exposed out of the encapsulation layer, and the pins are electrically connected through a met</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAIDvBUSMtJLM5QyE3NzS-q5GFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8c5-RoZGRgaWJhZGoaHGRCkCAL_wH5o</recordid><startdate>20201222</startdate><enddate>20201222</enddate><creator>TANG FAN</creator><creator>ZHAN LIANYANG</creator><creator>YAN JUN</creator><creator>WANG LIEYANG</creator><scope>EVB</scope></search><sort><creationdate>20201222</creationdate><title>SPI flash memory</title><author>TANG FAN ; ZHAN LIANYANG ; YAN JUN ; WANG LIEYANG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN212209482UU3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2020</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>TANG FAN</creatorcontrib><creatorcontrib>ZHAN LIANYANG</creatorcontrib><creatorcontrib>YAN JUN</creatorcontrib><creatorcontrib>WANG LIEYANG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TANG FAN</au><au>ZHAN LIANYANG</au><au>YAN JUN</au><au>WANG LIEYANG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SPI flash memory</title><date>2020-12-22</date><risdate>2020</risdate><abstract>The utility model discloses an SPI flash memory. The SPI flash memory comprises a bottom plate, a lead frame, a plurality of laminated PCBs, a plurality of SPI flash memory chips and an encapsulationlayer, wherein the lead frame is arranged on the bottom plate, and a plurality of pins used for being connected with external signals are arranged on the lead frame. The plurality of laminated PCBs are vertically stacked above the bottom plate from top to bottom and are all provided with a plurality of leads. Wherein the plurality of SPI flash memory chips are respectively arranged on the plurality of laminated PCBs, and the pins of the four SPI flash memory chips are respectively and electrically connected with the plurality of leads on the laminated PCBs. The multiple laminated PCBs, the bottom plate and the multiple SPI flash memory chips are encapsulated in the encapsulation layer, the pins and the leads are partially exposed out of the encapsulation layer, and the pins are electrically connected through a met</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN212209482UU |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY INFORMATION STORAGE PHYSICS SEMICONDUCTOR DEVICES STATIC STORES |
| title | SPI flash memory |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T03%3A23%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TANG%20FAN&rft.date=2020-12-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN212209482UU%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |