Package substrate and use this package substrate's semiconductor packaging pieces
The utility model discloses a package substrate and use this package substrate's semiconductor packaging pieces. The utility model discloses a package substrate that an embodiment provided contains: first dielectric layer, the first conducting layer that lies in the relative both sides of this...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | OU XIANXUN LUO GUANGLIN PENG YUJING XU ZHIQIAN ZHONG YUXI |
| description | The utility model discloses a package substrate and use this package substrate's semiconductor packaging pieces. The utility model discloses a package substrate that an embodiment provided contains: first dielectric layer, the first conducting layer that lies in the relative both sides of this first dielectric layer and second conducting layer reach at least one and switch on the post. This at least one switch on the post through the configuration with required electrical connection between the different conducting layers that provide this package substrate. This package substrate further contains: the first line structure, the second line structure, an at least resistance element and an at least capacity cell, wherein this the first line structure lies in this first conducting layer with this at least resistance element, and this the second line structure lies in this second conducting layer with this at least capacity cell's second electrode piece. The utility model discloses can be with the whole miniaturi |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN206758430UU</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN206758430UU</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN206758430UU3</originalsourceid><addsrcrecordid>eNrjZAgMSEzOTkxPVSguTSouKUosSVVIzEtRKC1OVSjJyCxWKECXVi9WKE7NzUzOz0spTS7JL4KqyMxLVyjITE1OLeZhYE1LzClO5YXS3AxKbq4hzh66qQX58anFQOWpeakl8c5-RgZm5qYWJsYGoaHGRCkCAGtIONM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Package substrate and use this package substrate's semiconductor packaging pieces</title><source>esp@cenet</source><creator>OU XIANXUN ; LUO GUANGLIN ; PENG YUJING ; XU ZHIQIAN ; ZHONG YUXI</creator><creatorcontrib>OU XIANXUN ; LUO GUANGLIN ; PENG YUJING ; XU ZHIQIAN ; ZHONG YUXI</creatorcontrib><description>The utility model discloses a package substrate and use this package substrate's semiconductor packaging pieces. The utility model discloses a package substrate that an embodiment provided contains: first dielectric layer, the first conducting layer that lies in the relative both sides of this first dielectric layer and second conducting layer reach at least one and switch on the post. This at least one switch on the post through the configuration with required electrical connection between the different conducting layers that provide this package substrate. This package substrate further contains: the first line structure, the second line structure, an at least resistance element and an at least capacity cell, wherein this the first line structure lies in this first conducting layer with this at least resistance element, and this the second line structure lies in this second conducting layer with this at least capacity cell's second electrode piece. The utility model discloses can be with the whole miniaturi</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; CAPACITORS ; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES ORLIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20171215&DB=EPODOC&CC=CN&NR=206758430U$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20171215&DB=EPODOC&CC=CN&NR=206758430U$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>OU XIANXUN</creatorcontrib><creatorcontrib>LUO GUANGLIN</creatorcontrib><creatorcontrib>PENG YUJING</creatorcontrib><creatorcontrib>XU ZHIQIAN</creatorcontrib><creatorcontrib>ZHONG YUXI</creatorcontrib><title>Package substrate and use this package substrate's semiconductor packaging pieces</title><description>The utility model discloses a package substrate and use this package substrate's semiconductor packaging pieces. The utility model discloses a package substrate that an embodiment provided contains: first dielectric layer, the first conducting layer that lies in the relative both sides of this first dielectric layer and second conducting layer reach at least one and switch on the post. This at least one switch on the post through the configuration with required electrical connection between the different conducting layers that provide this package substrate. This package substrate further contains: the first line structure, the second line structure, an at least resistance element and an at least capacity cell, wherein this the first line structure lies in this first conducting layer with this at least resistance element, and this the second line structure lies in this second conducting layer with this at least capacity cell's second electrode piece. The utility model discloses can be with the whole miniaturi</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CAPACITORS</subject><subject>CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES ORLIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAgMSEzOTkxPVSguTSouKUosSVVIzEtRKC1OVSjJyCxWKECXVi9WKE7NzUzOz0spTS7JL4KqyMxLVyjITE1OLeZhYE1LzClO5YXS3AxKbq4hzh66qQX58anFQOWpeakl8c5-RgZm5qYWJsYGoaHGRCkCAGtIONM</recordid><startdate>20171215</startdate><enddate>20171215</enddate><creator>OU XIANXUN</creator><creator>LUO GUANGLIN</creator><creator>PENG YUJING</creator><creator>XU ZHIQIAN</creator><creator>ZHONG YUXI</creator><scope>EVB</scope></search><sort><creationdate>20171215</creationdate><title>Package substrate and use this package substrate's semiconductor packaging pieces</title><author>OU XIANXUN ; LUO GUANGLIN ; PENG YUJING ; XU ZHIQIAN ; ZHONG YUXI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN206758430UU3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2017</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CAPACITORS</topic><topic>CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES ORLIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>OU XIANXUN</creatorcontrib><creatorcontrib>LUO GUANGLIN</creatorcontrib><creatorcontrib>PENG YUJING</creatorcontrib><creatorcontrib>XU ZHIQIAN</creatorcontrib><creatorcontrib>ZHONG YUXI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>OU XIANXUN</au><au>LUO GUANGLIN</au><au>PENG YUJING</au><au>XU ZHIQIAN</au><au>ZHONG YUXI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Package substrate and use this package substrate's semiconductor packaging pieces</title><date>2017-12-15</date><risdate>2017</risdate><abstract>The utility model discloses a package substrate and use this package substrate's semiconductor packaging pieces. The utility model discloses a package substrate that an embodiment provided contains: first dielectric layer, the first conducting layer that lies in the relative both sides of this first dielectric layer and second conducting layer reach at least one and switch on the post. This at least one switch on the post through the configuration with required electrical connection between the different conducting layers that provide this package substrate. This package substrate further contains: the first line structure, the second line structure, an at least resistance element and an at least capacity cell, wherein this the first line structure lies in this first conducting layer with this at least resistance element, and this the second line structure lies in this second conducting layer with this at least capacity cell's second electrode piece. The utility model discloses can be with the whole miniaturi</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN206758430UU |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CAPACITORS CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES ORLIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Package substrate and use this package substrate's semiconductor packaging pieces |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T03%3A39%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=OU%20XIANXUN&rft.date=2017-12-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN206758430UU%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |