Chip testing alarm system

The utility model discloses a chip testing alarm system comprising a one-chip microcomputer, and an optical coupler isolation circuit, a display circuit, an alarm circuit, an indication circuit, a relay control circuit, a dial switch and a continue testing switch connected with the one-chip microcom...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ZHU JIWEI, LU HAI, JIANG FANGYOU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ZHU JIWEI
LU HAI
JIANG FANGYOU
description The utility model discloses a chip testing alarm system comprising a one-chip microcomputer, and an optical coupler isolation circuit, a display circuit, an alarm circuit, an indication circuit, a relay control circuit, a dial switch and a continue testing switch connected with the one-chip microcomputer; the chip testing alarm system is connected in series between a probe bench TTL interface and a testing system host TTL interface; the probe bench isolates related motion signals through the optical coupler isolation circuit, and inputs the signal to the one-chip microcomputer; the one-chip microcomputer determines a FAIL signal or PASS, and displays the signal through the display circuit. The chip testing alarm system realizes EG2001X TTL communication interface after-test dotting continuous alarm function, thus solving the poor monitoring problems in a quality testing process, and reducing testing misdetection rate, and reducing chip pricking and probe damaging rate; the whole chip testing alarm system is simple in structure, convenient in operation, and low in cost.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN204462322UU</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN204462322UU</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN204462322UU3</originalsourceid><addsrcrecordid>eNrjZJB0zsgsUChJLS7JzEtXSMxJLMpVKK4sLknN5WFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8c5-RgYmJmZGxkZGoaHGRCkCAGGeI1o</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Chip testing alarm system</title><source>esp@cenet</source><creator>ZHU JIWEI ; LU HAI ; JIANG FANGYOU</creator><creatorcontrib>ZHU JIWEI ; LU HAI ; JIANG FANGYOU</creatorcontrib><description>The utility model discloses a chip testing alarm system comprising a one-chip microcomputer, and an optical coupler isolation circuit, a display circuit, an alarm circuit, an indication circuit, a relay control circuit, a dial switch and a continue testing switch connected with the one-chip microcomputer; the chip testing alarm system is connected in series between a probe bench TTL interface and a testing system host TTL interface; the probe bench isolates related motion signals through the optical coupler isolation circuit, and inputs the signal to the one-chip microcomputer; the one-chip microcomputer determines a FAIL signal or PASS, and displays the signal through the display circuit. The chip testing alarm system realizes EG2001X TTL communication interface after-test dotting continuous alarm function, thus solving the poor monitoring problems in a quality testing process, and reducing testing misdetection rate, and reducing chip pricking and probe damaging rate; the whole chip testing alarm system is simple in structure, convenient in operation, and low in cost.</description><language>eng</language><subject>MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150708&amp;DB=EPODOC&amp;CC=CN&amp;NR=204462322U$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150708&amp;DB=EPODOC&amp;CC=CN&amp;NR=204462322U$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ZHU JIWEI</creatorcontrib><creatorcontrib>LU HAI</creatorcontrib><creatorcontrib>JIANG FANGYOU</creatorcontrib><title>Chip testing alarm system</title><description>The utility model discloses a chip testing alarm system comprising a one-chip microcomputer, and an optical coupler isolation circuit, a display circuit, an alarm circuit, an indication circuit, a relay control circuit, a dial switch and a continue testing switch connected with the one-chip microcomputer; the chip testing alarm system is connected in series between a probe bench TTL interface and a testing system host TTL interface; the probe bench isolates related motion signals through the optical coupler isolation circuit, and inputs the signal to the one-chip microcomputer; the one-chip microcomputer determines a FAIL signal or PASS, and displays the signal through the display circuit. The chip testing alarm system realizes EG2001X TTL communication interface after-test dotting continuous alarm function, thus solving the poor monitoring problems in a quality testing process, and reducing testing misdetection rate, and reducing chip pricking and probe damaging rate; the whole chip testing alarm system is simple in structure, convenient in operation, and low in cost.</description><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJB0zsgsUChJLS7JzEtXSMxJLMpVKK4sLknN5WFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8c5-RgYmJmZGxkZGoaHGRCkCAGGeI1o</recordid><startdate>20150708</startdate><enddate>20150708</enddate><creator>ZHU JIWEI</creator><creator>LU HAI</creator><creator>JIANG FANGYOU</creator><scope>EVB</scope></search><sort><creationdate>20150708</creationdate><title>Chip testing alarm system</title><author>ZHU JIWEI ; LU HAI ; JIANG FANGYOU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN204462322UU3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>ZHU JIWEI</creatorcontrib><creatorcontrib>LU HAI</creatorcontrib><creatorcontrib>JIANG FANGYOU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ZHU JIWEI</au><au>LU HAI</au><au>JIANG FANGYOU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Chip testing alarm system</title><date>2015-07-08</date><risdate>2015</risdate><abstract>The utility model discloses a chip testing alarm system comprising a one-chip microcomputer, and an optical coupler isolation circuit, a display circuit, an alarm circuit, an indication circuit, a relay control circuit, a dial switch and a continue testing switch connected with the one-chip microcomputer; the chip testing alarm system is connected in series between a probe bench TTL interface and a testing system host TTL interface; the probe bench isolates related motion signals through the optical coupler isolation circuit, and inputs the signal to the one-chip microcomputer; the one-chip microcomputer determines a FAIL signal or PASS, and displays the signal through the display circuit. The chip testing alarm system realizes EG2001X TTL communication interface after-test dotting continuous alarm function, thus solving the poor monitoring problems in a quality testing process, and reducing testing misdetection rate, and reducing chip pricking and probe damaging rate; the whole chip testing alarm system is simple in structure, convenient in operation, and low in cost.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_CN204462322UU
source esp@cenet
subjects MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
title Chip testing alarm system
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T13%3A08%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ZHU%20JIWEI&rft.date=2015-07-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN204462322UU%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true