Syndrome computing circuit used in RS error-correcting code decoder
The utility model provides a syndrome computing circuit used in an RS error-correcting code decoder, which comprises a data memory, a multiplier and an adder; the data memory at least comprises 2t memory addresses and is used for storing 2t data units; the multiplier is used for multiplying the data...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | The utility model provides a syndrome computing circuit used in an RS error-correcting code decoder, which comprises a data memory, a multiplier and an adder; the data memory at least comprises 2t memory addresses and is used for storing 2t data units; the multiplier is used for multiplying the data unit of the ith memory address read from the data memory with alpha i in sequence for obtaining the multiplication result, wherein i refers to an integer, which meets the following relationship: 1 |
---|