Method for forming multiwidth gap wall
The process of forming gapping walls of different widths or shapes includes the following steps: providing one substrate with several structures distributed in different regions and for forming gapping walls in the side walls; forming several dielectric layers with different etching ratio; and perfo...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | AISEN LIU YIXIONG LIN MINGDA LEI |
description | The process of forming gapping walls of different widths or shapes includes the following steps: providing one substrate with several structures distributed in different regions and for forming gapping walls in the side walls; forming several dielectric layers with different etching ratio; and performing at least once etching including forming photoresist pattern to expose partial regions, selectively etching the exposed regions and eliminating photoresist after etching. The dielectric layers in different regions are etched differently and dielectric layer matter in different shapes and different layers in different regions are produced to constitute gapping walls of different widths. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN1610055A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN1610055A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN1610055A3</originalsourceid><addsrcrecordid>eNrjZFDzTS3JyE9RSMsvAuHczLx0hdzSnJLM8syUkgyF9MQChfLEnBweBta0xJziVF4ozc0g7-Ya4uyhm1qQH59aXJCYnJqXWhLv7GdoZmhgYGrqaExYBQDQkyaa</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for forming multiwidth gap wall</title><source>esp@cenet</source><creator>AISEN LIU ; YIXIONG LIN ; MINGDA LEI</creator><creatorcontrib>AISEN LIU ; YIXIONG LIN ; MINGDA LEI</creatorcontrib><description>The process of forming gapping walls of different widths or shapes includes the following steps: providing one substrate with several structures distributed in different regions and for forming gapping walls in the side walls; forming several dielectric layers with different etching ratio; and performing at least once etching including forming photoresist pattern to expose partial regions, selectively etching the exposed regions and eliminating photoresist after etching. The dielectric layers in different regions are etched differently and dielectric layer matter in different shapes and different layers in different regions are produced to constitute gapping walls of different widths.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20050427&DB=EPODOC&CC=CN&NR=1610055A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20050427&DB=EPODOC&CC=CN&NR=1610055A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>AISEN LIU</creatorcontrib><creatorcontrib>YIXIONG LIN</creatorcontrib><creatorcontrib>MINGDA LEI</creatorcontrib><title>Method for forming multiwidth gap wall</title><description>The process of forming gapping walls of different widths or shapes includes the following steps: providing one substrate with several structures distributed in different regions and for forming gapping walls in the side walls; forming several dielectric layers with different etching ratio; and performing at least once etching including forming photoresist pattern to expose partial regions, selectively etching the exposed regions and eliminating photoresist after etching. The dielectric layers in different regions are etched differently and dielectric layer matter in different shapes and different layers in different regions are produced to constitute gapping walls of different widths.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDzTS3JyE9RSMsvAuHczLx0hdzSnJLM8syUkgyF9MQChfLEnBweBta0xJziVF4ozc0g7-Ya4uyhm1qQH59aXJCYnJqXWhLv7GdoZmhgYGrqaExYBQDQkyaa</recordid><startdate>20050427</startdate><enddate>20050427</enddate><creator>AISEN LIU</creator><creator>YIXIONG LIN</creator><creator>MINGDA LEI</creator><scope>EVB</scope></search><sort><creationdate>20050427</creationdate><title>Method for forming multiwidth gap wall</title><author>AISEN LIU ; YIXIONG LIN ; MINGDA LEI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN1610055A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2005</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>AISEN LIU</creatorcontrib><creatorcontrib>YIXIONG LIN</creatorcontrib><creatorcontrib>MINGDA LEI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>AISEN LIU</au><au>YIXIONG LIN</au><au>MINGDA LEI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for forming multiwidth gap wall</title><date>2005-04-27</date><risdate>2005</risdate><abstract>The process of forming gapping walls of different widths or shapes includes the following steps: providing one substrate with several structures distributed in different regions and for forming gapping walls in the side walls; forming several dielectric layers with different etching ratio; and performing at least once etching including forming photoresist pattern to expose partial regions, selectively etching the exposed regions and eliminating photoresist after etching. The dielectric layers in different regions are etched differently and dielectric layer matter in different shapes and different layers in different regions are produced to constitute gapping walls of different widths.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_CN1610055A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Method for forming multiwidth gap wall |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T19%3A05%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=AISEN%20LIU&rft.date=2005-04-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN1610055A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |