Digital signal processor internal storage control method for eliminating internal storage addressing waiting
The invention relates to a DSP internal memory control method of eliminating internal memory access wait, used in the design of an internal control unit in the DSP. It separates a read/write operation pipeline layer into four basic layers: a data address generating layer, an address access layer, an...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!