MRAM bit line word line architecture

一记忆装置,系包含形成一交错点数组的复数个位线与复数个字符线。该数组中之每个交错点上各被设置一记忆胞元。一位译码器与一字符译码器系分别被连至与该位线与字符线。一第一切换电路序列系被连至相邻的位线并沿其而配置,进以导致数组沿着此相邻位线而区分成数个区段,以致于一被缩短之规划电流路径系被提供,其降低了通过此装置之电阻。 A memory device comprising a plurality of bit lines and a plurality of word lines forming a cross-point array. A memory cell is located at ea...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: H.-H. VIEHMANN
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator H.-H. VIEHMANN
description 一记忆装置,系包含形成一交错点数组的复数个位线与复数个字符线。该数组中之每个交错点上各被设置一记忆胞元。一位译码器与一字符译码器系分别被连至与该位线与字符线。一第一切换电路序列系被连至相邻的位线并沿其而配置,进以导致数组沿着此相邻位线而区分成数个区段,以致于一被缩短之规划电流路径系被提供,其降低了通过此装置之电阻。 A memory device comprising a plurality of bit lines and a plurality of word lines forming a cross-point array. A memory cell is located at each of the cross-points in the array. A bit decoder and word decoder are coupled to the bit lines and word lines, respectively. A first series of switch circuits are coupled to and located along the adjacent bit lines resulting in the array being divided into segments along the adjacent bit lines such that a shortened programming current path is provided which results in decreased resistance across the device.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN1488145A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN1488145A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN1488145A3</originalsourceid><addsrcrecordid>eNrjZFDxDXL0VUjKLFHIycxLVSjPL0qBsBKLkjMyS1KTS0qLUnkYWNMSc4pTeaE0N4O8m2uIs4duakF-fGpxQWJyal5qSbyzn6GJhYWhiamjMWEVAC6KJWA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MRAM bit line word line architecture</title><source>esp@cenet</source><creator>H.-H. VIEHMANN</creator><creatorcontrib>H.-H. VIEHMANN</creatorcontrib><description>一记忆装置,系包含形成一交错点数组的复数个位线与复数个字符线。该数组中之每个交错点上各被设置一记忆胞元。一位译码器与一字符译码器系分别被连至与该位线与字符线。一第一切换电路序列系被连至相邻的位线并沿其而配置,进以导致数组沿着此相邻位线而区分成数个区段,以致于一被缩短之规划电流路径系被提供,其降低了通过此装置之电阻。 A memory device comprising a plurality of bit lines and a plurality of word lines forming a cross-point array. A memory cell is located at each of the cross-points in the array. A bit decoder and word decoder are coupled to the bit lines and word lines, respectively. A first series of switch circuits are coupled to and located along the adjacent bit lines resulting in the array being divided into segments along the adjacent bit lines such that a shortened programming current path is provided which results in decreased resistance across the device.</description><edition>7</edition><language>chi ; eng</language><subject>ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20040407&amp;DB=EPODOC&amp;CC=CN&amp;NR=1488145A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20040407&amp;DB=EPODOC&amp;CC=CN&amp;NR=1488145A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>H.-H. VIEHMANN</creatorcontrib><title>MRAM bit line word line architecture</title><description>一记忆装置,系包含形成一交错点数组的复数个位线与复数个字符线。该数组中之每个交错点上各被设置一记忆胞元。一位译码器与一字符译码器系分别被连至与该位线与字符线。一第一切换电路序列系被连至相邻的位线并沿其而配置,进以导致数组沿着此相邻位线而区分成数个区段,以致于一被缩短之规划电流路径系被提供,其降低了通过此装置之电阻。 A memory device comprising a plurality of bit lines and a plurality of word lines forming a cross-point array. A memory cell is located at each of the cross-points in the array. A bit decoder and word decoder are coupled to the bit lines and word lines, respectively. A first series of switch circuits are coupled to and located along the adjacent bit lines resulting in the array being divided into segments along the adjacent bit lines such that a shortened programming current path is provided which results in decreased resistance across the device.</description><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDxDXL0VUjKLFHIycxLVSjPL0qBsBKLkjMyS1KTS0qLUnkYWNMSc4pTeaE0N4O8m2uIs4duakF-fGpxQWJyal5qSbyzn6GJhYWhiamjMWEVAC6KJWA</recordid><startdate>20040407</startdate><enddate>20040407</enddate><creator>H.-H. VIEHMANN</creator><scope>EVB</scope></search><sort><creationdate>20040407</creationdate><title>MRAM bit line word line architecture</title><author>H.-H. VIEHMANN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN1488145A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2004</creationdate><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>H.-H. VIEHMANN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>H.-H. VIEHMANN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MRAM bit line word line architecture</title><date>2004-04-07</date><risdate>2004</risdate><abstract>一记忆装置,系包含形成一交错点数组的复数个位线与复数个字符线。该数组中之每个交错点上各被设置一记忆胞元。一位译码器与一字符译码器系分别被连至与该位线与字符线。一第一切换电路序列系被连至相邻的位线并沿其而配置,进以导致数组沿着此相邻位线而区分成数个区段,以致于一被缩短之规划电流路径系被提供,其降低了通过此装置之电阻。 A memory device comprising a plurality of bit lines and a plurality of word lines forming a cross-point array. A memory cell is located at each of the cross-points in the array. A bit decoder and word decoder are coupled to the bit lines and word lines, respectively. A first series of switch circuits are coupled to and located along the adjacent bit lines resulting in the array being divided into segments along the adjacent bit lines such that a shortened programming current path is provided which results in decreased resistance across the device.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN1488145A
source esp@cenet
subjects ELECTRICITY
INFORMATION STORAGE
PHYSICS
STATIC STORES
title MRAM bit line word line architecture
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T10%3A30%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=H.-H.%20VIEHMANN&rft.date=2004-04-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN1488145A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true