Process for reducing circulation frequency in fixed point division components accomplished by SRT algorithm
The invention relates to the field of microprocessor architecture, which provides a new pattern handling method for accelerating the computational speed for the fixed point division component and lowering the power consumption by the component simultaneously, wherein the handling method can reduce t...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | The invention relates to the field of microprocessor architecture, which provides a new pattern handling method for accelerating the computational speed for the fixed point division component and lowering the power consumption by the component simultaneously, wherein the handling method can reduce the circulation frequency of the fixed point division component accomplished by the SRT algorithm, before the circulating computation of the fixed point division begins, the number of the fixed point division circulation is determined through the differential value between the numbers of 0 (1 if thenumber is negative) in front of the operation number joining the fixed point division.
本发明涉及微处理器体系结构技术领域,为当代微处理器加快定点除法部件的计算速度同时降低该部件功耗提供了一种新型的处理方法。本发明的能使SRT算法实现的定点除法部件减少循环次数的处理方法,在开始定点除法循环计算之前,根据参加定点除法的两个操作数前面0的个数(如果是负数则是1的个数)差值确定完成定点除法循环的次数。从而达到减小循环次数,加快定点除法速度同时降低功耗的目的。 |
---|