MOS transistor assembly block
An MOS transistor has a trench structure in a semiconductor region. The avalanche breakdown region of the MOS is formed in an end region (30u) or an under region of the trench, especially at the floor (30b). An especially low switching-on resistance of the transistor is thus obtained. An Independent...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | An MOS transistor has a trench structure in a semiconductor region. The avalanche breakdown region of the MOS is formed in an end region (30u) or an under region of the trench, especially at the floor (30b). An especially low switching-on resistance of the transistor is thus obtained. An Independent claim is also included for an MOS transistor as above in which there is a maximum dopant concentration (K) between the source (S) and drain (D) regions near the isolation region (GOX). |
---|