Electronic device for allocating data in multiple caches
An electronic device includes: a main memory; a plurality of caches hierarchically connected, the plurality of caches configured to store a portion of the data stored in the main memory; and processing circuitry configured to send a memory request for desired data to the plurality of caches and the...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | An electronic device includes: a main memory; a plurality of caches hierarchically connected, the plurality of caches configured to store a portion of the data stored in the main memory; and processing circuitry configured to send a memory request for desired data to the plurality of caches and the main memory, the memory request including cache allocation range information associated with the desired data, and each of the plurality of caches is configured to determine whether to perform an operation corresponding to the memory request based on the cache allocation range information.
一种电子设备,包括:主存储器;分级连接的多个高速缓存,该多个高速缓存被配置为存储在主存储器中存储的部分数据;以及处理电路,被配置为向多个高速缓存和主存储器发送对期望数据的存储器请求,该存储器请求包括与期望数据相关联的高速缓存分配范围信息,并且多个高速缓存中的每一个被配置为基于高速缓存分配范围信息来确定是否执行对应于存储器请求的操作。 |
---|