Processing circuit and operating method thereof
A method of performing a last shift multiply-accumulate (MAC) process. The processing circuitry may multiply the first input by a first bit of the second input to obtain a first intermediate output. The processing circuitry may multiply the third input by the first bit of the fourth input to obtain...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Zusammenfassung: | A method of performing a last shift multiply-accumulate (MAC) process. The processing circuitry may multiply the first input by a first bit of the second input to obtain a first intermediate output. The processing circuitry may multiply the third input by the first bit of the fourth input to obtain a second intermediate output. The processing circuitry may sum the first sum and the second intermediate output to obtain a first sum. The processing circuit may multiply the first input by a second bit of the second input to obtain a third intermediate output. The processing circuit may multiply the third input by a second bit of the fourth input to obtain a fourth intermediate output. The processing circuit may sum the third intermediate output and the fourth intermediate output to obtain a second sum. The processing circuitry may generate an output by accumulating the first sum and the second sum. The embodiment of the invention relates to a processing circuit and an operation method thereof.
一种执行最后移位乘法累加(MAC)处理 |
|---|