Synthetic method, device and circuit for realizing programmable logic circuit by using memory

The invention relates to the technical field of digital logic circuits, in particular to a synthesis method, device and circuit of a programmable logic circuit using a memorizer, and the method comprises the following steps: carrying out simulation verification on a logic function of a semiconductor...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: FUKUSHIMA KEITA, SUN JINGHANG, KATSU MITSUNORI
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The invention relates to the technical field of digital logic circuits, in particular to a synthesis method, device and circuit of a programmable logic circuit using a memorizer, and the method comprises the following steps: carrying out simulation verification on a logic function of a semiconductor according to RTL language upper layer description to obtain truth table data; configuring the truth table data into a memory; a programmable logic circuit is synthesized using a memory. According to the invention, gate circuit delay time and wiring delay time do not exist, the circuit execution frequency can be improved, and the design period is shortened. 本发明涉及数字逻辑电路技术领域,具体涉及一种利用存储器的可编程逻辑电路的合成方法、装置及电路,其中,方法包括以下步骤:根据RTL语言上层描述对半导体的逻辑功能进行仿真验证,得到真值表数据;将所述真值表数据配置到存储器中;使用存储器合成可编程逻辑电路。本发明不存在门电路延迟时间和配线延迟时间,可提高电路执行频率,并缩短设计周期。